

INS8048-Series Microcomputer/Microprocessor Family


General Description

The INS8048/49/50-Series microcomputers and the INS8035/39/40-Series microprocessors (hereinafter referred to as the 48-Series) are self contained, 8-bit parallel, 40-pin. dual in-line devices fabricated using National Semiconductor's scaled N-channel, silicon gate MOS process, XMOS. The 48-Series devices contain the system timing, control logic, ROM (where applicable) program memory, RAM data memory and 27 I/O lines necessary to implement dedicated control functions. All 48-Series devices are pin compatible, differing only in the size of on-board ROM (where applicable) and RAM as shown below:

DEVICE	RAM ARRAY	ROM ARRAY
INS8048	64 x 8	1K x 8
INS8049	128 x 8	2K x 8
INS8050	256 x 8	4K x 8
INS8035	64 x 8	N/A
INS8039	128 x 8	N/A
INS8040	256 x 8	N/A

The devices are designed to be efficient controllers. They have extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory is derived from an instruction set comprised predominantly of single bytes. The remaining instructions are two bytes in length. Additional external memory may be added up to a maximum of 4K bytes of program memory and 256 bytes of data memory without paging.

48-Series Block Diagram



*Not Applicable to INS8035/39/40

Preliminary

June 1979

Features

- 8-Bit CPU, RAM, ROM, I/O in Single Package
- 2.5 µsec Cycle, 6 MHz Clock; 1.36 µsec Cycle, 11 MHz Clock
- On-Chip Crystal Oscillator and Clock (or External Source)
- 27 I/O Lines
- Expandable Memory and I/O
- 8-Bit Timer/Counter
- Single Level Interrupt
- Interrupt has Schmitt Trigger with Hysteresis%r*%r
- Over 90 Instructions (Most Single Byte)
- Binary and BCD Arithmetic
- Single +5V Power Supply
- Low Standby Power Mode%r*%r
- Memory on Standby is Programmable%r*%r
- Low Voltage Standby (2.2V Min)%r*%r
- On-Chip Battery Charging%r*%r
- Counter Increment, Non-Increment Option

NOTE: Transparent improvements over industry standard part.

Absolute Maximum Ratings

Temperature Under Bias	0° C to +70° C
Storage Temperature	65° C to +150° C
All Input or Output Voltages with respect Vss	0.5V to +7.0V
Power Dissipation	1.5 Watt

NOTE: Absolute maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended; operation should be limited to those conditions specified under DC Electrical Characteristics.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
VIL	Input Low Voltage (All except XTAL1,	-0.5	0.8	0.8	V	
	XTAL2)					
VIH	Input High Voltage (All except	2.0		VCC	V	
	XTAL1, XTAL2)					
VIH1	Input High Voltage (XTAL1, XTAL2)	3.0		VCC	V	
VOL	Output Low Voltage			0.4	V	IOL=2.0mA
VOH	Output High Voltage All except ports	3.0			V	_{юн} = 100 μА
VOH1	Port Option 2, Programmable Transistor	1.5			V	$_{\rm IOH} = 1.5 \mathrm{mA}(1)$
	Drive					
VOH2	Port Option 1, Port TTL (Std. Drain)	2.4			V	_{IOH} ≥ 125 µA
						(1)
VOH3	Port Option 3 (Open Drain)			-10.0	μA	_{VCC} ≥ _{Vout} ≥0.40
IDD (32)	32 words on Standby Current (2)			3.0	mA	at 2.2V supply
IDD (64)	64 words on Standby Current (2)			5.0	mA	
IDD (96)	96 words on Standby Current (2)			7.0	mA	8049, 8050 only
IDD (128)	128 words on Standby Current (2)			9.0	mA	8049, 8050 only
IDD (160)	160 words on Standby Current (2)			11.0	mA	8050 only
IDD (192)	192 words on Standby Current (2)			13.0	mA	8050 only
IDD (224)	224 words on Standby Current (2)			15.0	mA	8050 only
IDD (256)	256 words on Standby Current (2)			17.0	mA	8050 only
IDD ⁺ ICC	Total Supply Current 8048		75	100	mA	$_{TA}=25^{\circ}C$
IDD+ICC	Total Supply Current 8049			110	mA	$_{TA}=25^{\circ} C$
IDD ⁺ ICC	Total Supply Current 8050			120	mA	$_{TA}=25^{\circ} C$
IDDC	Battery Charging Current				mA	See Figure 5

 T_A = 0° C to +70° C, V_{cc} = V_{dd} = +5V ±10%, V_{cc} = OV. unless otherwise specified.

Notes: 1. Port pullup current is mask programmable.

2. Location and number of words of RAM on stand-by are programmable. Current with 2.2V (2 Nickel Cadmium cells).

AC Electrical Characteristics - INS80XX-6 (1-6 MHz part)

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
t _{LL}	ALE Pulse Width	400			Ns	Note 1
t _{AL}	Address Setup to ALE	150			Ns	Note 1
t _{LA}	Address Hold from ALE	80			Ns	Note 1
t _{CC}	Control Pulse Width					
	PSEN, RD, WR	700			Ns	Note 1
t _{DW}	Data Set-Up Before WR	500			Ns	Note 1
t _{WD}	Data Hold After WR	120			Ns	CL = 20 pF
t _{CY}	Cycle Time	2.5		15.0	Ns	1 to 6 MHz XTAL
t _{DR}	Data Hold	0		200	Ns	
t _{RD}	PSEN, RD to Data In			500	Ns	
t _{AW}	Address Setup to WR	230			Ns	
t _{AD}	Address Setup to Data In			950	Ns	
t _{AFC}	Address Float to RD, PSEN	0			Ns	

 T_{A} = 0° C to + 70° C, V_{cc} = +5V ±10%, V_{ss} = 0V, 2.2V < V_{oo} < 5.5 V, unless otherwise specified.

Port 2 Timing

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
t _{CP}	Port Control Setup before Falling	110			Ns	Note 1
	Edge of PROG					
t _{PC}	Port Control Hold after Falling	140			Ns	Note 1
	Edge of PROG					
t _{PR}	PROG to Time P2 Input must be			810	Ns	Note 1
	Valid					
t _{DP}	Output Data Setup Time	220			Ns	Note 1
t _{PD}	Output Data Hold Time	65			Ns	Note 1
t _{PF}	Input Data Hold Time	0		150	Ns	Note 1
t _{PP}	PROG Pulse Width	1510			Ns	Note 1
t _{PL}	Port 2 I/O Data Setup	400			Ns	Note 1
t _{LP}	Port 2 I/O Data Hold	150			Ns	Note 1

AC Electrical Characteristics - INS80XX-11 (11 MHz Part)

 $T_A = 0^{\circ}$ C to + 70° C, +5V ±10%, $V_{ss} = 0V, 2.2V < V_{DD} < 5.5V,$ unless otherwise specified.


Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
t _{LL}	ALE Pulse Width	150			Ns	Note 1
t _{AL}	Address Setup to ALE	70			Ns	Note 1
t _{LA}	Address Hold from ALE	50			Ns	11 MHz
t _{CC}	Control Pulse Width PSEN, RD, WR	300			Ns	Note 1
t _{DW}	Data Set-Up Before WR	250			Ns	$C_{L} = 20 pF$
t _{WD}	Data Hold After WR	40			Ns	Note 1
t _{CY}	Cycle Time	1.36		15	М	4 to 11 MHz XTAL
t _{DR}	Data Hold	0		100	Ns	Note 1
t _{RD}	PSEN, RD to Data In			200	Ns	Note 1
t _{AW}	Address Set-Up to WR	200			Ns	Note 1
t _{AD}	Address Set-up to Data In			400	Ns	Note 1
t _{AFG}	Address Float to RD, PSEN	-10			Ns	Note 1


	Port 2	Timing			
	%v	v6d			
Parameter	Min	Тур	Max	Units	Test Conditions
	%v	v6d			
Port Control Setup before	100			ns	Note 1
Falling Edge of PROG					
Port Control Hold after	60			ns	Note 1
Falling Edge of PROG					
PROG to Time P2 Input			650	ns	Note 1
must be Valid					
Output Data Setup Time	200			ns	Note 1
Output Data Hold Time	20			ns	Note 1
Input Data Hold Time	0	150		ns	Note 1
PROG Pulse Width	700			ns	Note 1
Port 2 I/O Data Hold	20			ns	Note 1
	Port Control Setup before Falling Edge of PROG Port Control Hold after Falling Edge of PROG PROG to Time P2 Input must be Valid Output Data Setup Time Output Data Hold Time Input Data Hold Time PROG Pulse Width	WinParameterMin%vPort Control Setup beforeFalling Edge of PROGPort Control Hold afterFalling Edge of PROGPROG to Time P2 Inputmust be ValidOutput Data Setup Time200Output Data Hold Time0PROG Pulse Width700	% w6dPort Control Setup before Falling Edge of PROG100Port Control Hold after Falling Edge of PROG60PROG to Time P2 Input must be Valid200Output Data Setup Time Output Data Hold Time20Input Data Hold Time PROG Pulse Width0	MinTypMaxParameterMinTypMax%w6d%w6d%w6dPort Control Setup before Falling Edge of PROG100Port Control Hold after Falling Edge of PROG60Prot Control Hold after Falling Edge of PROG60PROG to Time P2 Input must be Valid650Output Data Setup Time Output Data Hold Time200Input Data Hold Time0150PROG Pulse Width700	WoodParameterMinTypMaxUnits%w6dPort Control Setup before Falling Edge of PROG100nsPort Control Hold after Falling Edge of PROG60nsPort Control Hold after Falling Edge of PROG60nsPROG to Time P2 Input must be Valid650nsOutput Data Setup Time Input Data Hold Time20nsInput Data Hold Time0150nsPROG Pulse Width700ns

Note 1. Control outputs $C_L = 80 \text{ pF}$; Bus outputs $C_L = 150 \text{ pF}$.

Capacitance $T_A = 25^{\circ}C$. $V_{CC} = V_{SS} = 0V$

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
C _{IN}	Input Capacitance		6	10	pF	$f_c = 1 MHz$
C _{OUT}	OUTPUT AND RESET Capacitance		10	20	pF	Unmeasured pins returned to
	L					V _{SS}





Functional Pin Description

INPUT SIGNALS

Reset (**RESET**): An active low(0) input that initializes the processor and is used to verify program memory. (See note #1.)

Single Step (SS): Active low (0) input which, in conjunction with ALE, can single step the processor through each instruction.

External Access (EA): An active high (1) input that forces all program memory fetches to reference external program memory.

Testable Input 0 (T₀): Testable input pin using conditional branch functions JTO ($T_0 = 1$) or JNTO ($T_0 = 0$). T_0 can be designated as the clock output using instruction ENTO CLK.

Testable Input 1 (T₁): Testable input pin using conditional branch functions JT1 ($T_1 = 1$) or JNT1 ($T_1 = 0$). T_1 can be designated as the Timer/Counter input from an external source using instruction EN TCNTI.

Interrupt (INT): An active low input that initiates an interrupt when interrupt is enabled. Interrupt is disabled after a reset. Also can be tested with instruction JN1 (INT = 0). (See Note 2).

OUTPUT SIGNALS

Read Strobe (RD): An active low output strobe activated during a Bus read. Can be used to enable data onto the BUS from an external device. Used as a Read Strobe to External Data Memory.

Write Strobe (WR): An active low output strobe activated during a Bus write Used as a Write Strobe to External Data Memory.

Program Store Enable (PSEN): An active low output that occurs only during an external program memory fetch.

Pin Configuration Vcc то Г 1 40 7 T1 XTAL1 39 2] P27 XTAL2 3 38 RESET 4 37 P26 5 P25 SS 36 INT 6 35 P24 EA] P17 7 34 IN 58048 IN 58049 RD 8 33 P16 PSEN P15 32 9 INS8050 WR 10 ____ P14 31 INS8035 ALE 🗌 P13 30 11 12 INS8040 29 __ P12 ____P11 DB1 13 28 DB2 DB3 DB4 14 27 **P10** 15 26 VDD PROG 16 25 DB₅ 17 24 7 P23 DB6 23] P22 18] P21 DB7 19 22 Vss 🗆 20 21 P20 12-8 Address Latch Enable (ALE): An active high output that occurs once during each cycle and is useful as a clock output. The negative going edge of ALE strobes the address into external data or program memory.

Program (PROG): This output (active high) provides the output strobe for INS8243 I/O Expander.

INPUT/OUTPUT SIGNALS

Crystal Input (XTAL1, XTAL2): These two pins connect the crystal for internal oscillator operation. XTAL1 is the timing input for external source.

Port 1 (P10-P27): 8-bit quasi-bidirectional port.

Port 2 (P20-P27): 8-bit quasi-bidirectional port. During an external program memory fetch, the four high order program counter bits occur at P20-P23. They also serve as a 4-bit I/O expander bus when the INS8243 I/O Expander is used. (See note 3).

BUS (D0-D7): True bidirectional port, either statically latched or synchronous. Can be written to using WR Strobe, or Read from using RD Strobe. During an external program memory fetch, the 8 lower order program counter bits are preset at this port. The addressed instruction appears on this bus when PSEN is low. During an external RAM data store instruction. This port presents address and data under control of ALE, RD, and WR.

Vss: Processor Ground potential.

 $V_{\text{DD}}\text{:}~V_{\text{DD}}$ functions as the Low Power Stand-by Voltage and can vary from 2.2V to 5.5V.

Vcc Pin 40: Primary Power Source for 48-Series Devices.

NOTES: The Reset input has a pullup resistor which may be disconnected by a mask program to provide greater flexibility for a Power Reset. (See option 26.)


The INT input does not have a pullup resistor, but a mask programmable resistor can be provided to increase chip flexibility (See option 27.)

The Port 2 pins may be mask programmed to provide transistor drive or open drain capabilities (see options 10-25). (Refer to paragraph on Transparent Improvements.)

Functional Description

The following paragraphs contain the functional description of the major elements of the 48-Series microcomputer/microprocessor. *Figure 1* is a block diagram of the 48-Series devices. The data paths are illustrated in simplified form to show how the various logic elements communicate with each other to implement the instruction set common to all devices.

6



Program Memory

The Program Memory (ROM) contained on the INS8048/49/50 devices is comprised of 1024, 2048 or 4096 8-bit bytes, respectively. As is seen by examining the 48-Series instruction set, these bytes may be program instructions, program data or ROM addressing data. The ROM for the above devices must be mask programmed at the National Semiconductor factory. The ROMless microprocessors, INS8035, INS8039 and INS8040 use external program memory. This makes program development straightforward using standard UV erasable PROMs to emulate a possible future single chip (using the on-board ROM) system. ROM addressing, up to a maximum of 4K, is accomplished by a 12-bit Program Counter (PC). The INS8048 and INS8049 will automatically address external memory when the boundary of their internal memories. 1K and 2K respectively, are exceeded. The binary value of the address selects one of the 8-bit bytes contained in ROM. A

new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential binary count value.

With reference to the Program Memory Map (see *Figure 2*) there are three ROM addresses which provide for the control of the microcomputers.

- 1. Memory Location 0000-Resetting the Reset (negative true) input to the microcomputer forces the first instruction to be fetched from address 0000.
- 2. Memory Location 0003 Asserting the Interrupt (negative true) input to the microcomputer (when interrupt is enabled) forces a jump to subroutine.
- 3. Memory Location 0007 A timer/counter interrupt that results from timer/counter overflow (when enabled) forcing a jump to subroutine.




FIGURE 2. INS8048/49/50 Resident ROM Program Memory Map

Data Memory (RAM)

The resident RAM data memory is arranged as 64 (INS8035/8048). (INS8039/8049) 128 or 256 (INS8040/8050) bytes. RAM addressing is implemented indirectly via either of two 8-bit RAM pointer registers RO and R1. These pointer registers are essentially the first two locations in the RAM (see Figure 3), addresses 000 and 001. RAM addressing may also be performed directly by 11 direct register instructions. The pointer register area of the RAM array is made up of eight working registers that occupy either the first bank (0). locations (0 to 7), or the second bank (1), locations 24-31. The second bank of working registers is selected by using the Register Bank Switch instruction (SEL RB). If this bank is not used for working registers, it can be used as user RAM.

There is an 8-level stack after Bank 0 that occupies address locations 8 to 23. These RAM locations are addressed indirectly through R0, R1 or the 3-bit Stack Pointer (SP). The stack pointer keeps track of the return address and pushes each return address down into the stack. There are 8 levels of subroutine nesting possible in the stack because each address occupies 10 bits or more using two bytes in RAM. When the level of subroutine nesting is less than 8, the stacks not used may be utilized as user RAM locations.




FIGURE 3. 48-Series Resident RAM Data Memory Map

Input/Output

The 48-Series devices have 27 lines of input/output organized as three, 8-bit ports plus three test inputs. The three ports may be used as inputs, outputs or bidirectional ports. Ports 1 and 2 differ from port 3 (Bus Port) in that they are quasi-bidirectional ports. Ports 1 and 2 can be used as input and output while being statically latched. If more I/O lines are required. Port 1 and/or Port 2 can also serve as a 4-bit I/O bus expander when used in conjunction with the INS8243 I/O Expander.

National has designed two options for the port current, drive in addition to the standard TTL drive of 100 μ A at 2.4 volts (see *Figure 4*) as follows:

- A. **Transistor Drive** An enhancement mode device to ground and V_{cc} . If the port pin is at 1.5V, the minimum current supplied from V_{cc} is 1.5mA for the output. This output satisfies the typical current for driving a transistor. This output may be turned off under program control.
- B. **Open Drain** When a logic 1 is written, the output will supply less than 10 μA. When a logic 0 is written, the output will supply at least 2mA at 0.4V to ground.




FIGURE 4. Input/Output Options

The bus port is a true bidirectional port and is either statically latched or synchronous. It can be written to using WR strobe or read from using RD strobe. During an external program memory fetch, the 8 lower order program counter bits are preset at this port. The addressed instruction appears on this bus when PSEN is low. During an external RAM data store instruction, this port presents address and data under control of ALE, RD, and WR.

Transparent Improvements

National has made some additional improvements to the standard industry parts. These include a battery charging circuit, programmable RAM on standby, interrupt pin with hystersis, and programmable current drive. Also these improvements are transparent to the user and as noted, some options are programmed at the factory.

Programmable RAM on Standby during POWER down MODE

Battery backed applications are accomplished by programming the minimum amount of RAM kept alive during standby. At 32 words, the National 48-Series consumes only 3 mA at a minimum 2.2 volts. (See DC Electrical Parameters). The banks of RAM are individually mask programmable in groups of 32 words.

During the power down mode, V%lDD%l which normally maintains the RAM cells is the only pin which receives power V%lCC%l which serves the CPU and ports is dropped

from normal 5 volts to 0 volt, while the CPU is reset so that the RAM cells are unaltered by the loss of power. When power is restored the processor goes through the normal power-on procedure.

Battery Charging Circuit

All 48-Series devices contain a circuit to provide external battery charging capabilities. Power for all on-board circuits are provided by V%lCC%l (pin-40). As shown in Figure 5 under normal operating conditions the RESET input is a logic high holding the internal switch in the closed position. V%lCC%l is supplied to the program selectable portion of the RAM array through the closed contact of the internal switch. The normally closed contacts of the switch also provide charging power to the external NiCad cells. In the event of power failure, the RESET pin must be pulled low before V%lCC%l drops below 4.5 volts in order to guarantee the RAM will not loose data. When the RESET pin becomes a logic low (OV) the internal switch is forced to the open condition. DC power to sustain the desired RAM data is provided by the two NiCad batteries (approximately 2.2 volts). Normally, approximately 5 volts are required to provide RAM data protection in the event of a power failure. National's innovative advances in NMOS technology provide the user with a RAM that requires 50% less voltage and 10% of the power to protect data during power failure. The on-chip charging circuit and lower RAM power requirements provide the user with a twofold saving; no external circuits required for the battery charging and only 2 NiCad cells as opposed to the normal requirement of 4 to 5 NiCad cells.




FIGURE 5. Battery Charging Circuit

Counter Increment, Nonincrement Option (Option 28)

National Semiconductor has designed the 48-Series to conform with either of the two versions presently available. The user may select the device suitable for his application. The difference in the devices is as follows:

- 1. One or more pulses applied to the input of the stopped counter causes the counter to increment by one when restarted.
- 2. The aforementioned incrementing of the stopped

counter by input pulses is eliminated when the counter is restarted.

National Semiconductor accomplishes either option by mask programming at the factory.

Instruction Set

Table 1 details the 95 instructions common to both the microcomputers and the microprocessors. The table provides the mnemonic, function and description, instruction code, number of cycles and, where applicable, flag settings.

	1	Table 1 Instruction S	el	1	ı.					
			01101 100		9	FLAGS				
MNEMONIC	FUNCTION	DESCRIPTION	CYCLES	BYTES	С	AC	F0	F1		
		CONTROL								
ENI			1	1						
DISI		Enable the External Interrupt input. Disable the External Interrupt input.	1	1						
			-	1						
ENTO CLK	(DDE) < 0	Enable TO as the Clock Output.	1	1						
SEL MB0	(DBF)<0	Select Bank 0 (locations 0 - 2047) of Program Memory.	-							
SEL MB1	(DBF)<1	Select Bank 1 (locations 2048 - 4095) of Program Memory.	1	1						
SEL RB0	(BS)<0	Select Bank 0 (locations 0 - 7) of Data Memory	1	1						
SEL RB1	(BS)<1	Select Bank 1 (locations 24 - 31) of Data Memory.	1	1						
		DATA MOVES		İ	İ	İ	İ	i		
MOV A. data	(A) <data< td=""><td>Move Immediate the specified data into the Accumulator.</td><td>2</td><td>2</td><td></td><td></td><td></td><td></td></data<>	Move Immediate the specified data into the Accumulator.	2	2						
MOVE A. Rr	(A)<(Rr); r = 0 - 7	Move the contents of the designated registers into the Accumulator.	1	1						
MOV A, @ Rr	(A) <((Rr));r = 0 - 1	Move Indirect the contents of data memory location into the Accumulator.	1	1						
MOV A, PSW	= 0 - 1 (A)<(PSW)	Move contents of the Program Status Word	1	1						
MOV Rr. data	(Rr) <data; r="</td"><td>into the Accumulator. Move Immediate the specified data into the</td><td>2</td><td>2</td><td></td><td></td><td></td><td></td></data;>	into the Accumulator. Move Immediate the specified data into the	2	2						
MOV Rr. A	0 - 7 (Rr)<(A);r =	designated register. Move Accumulator contents into the	1	1						
MOV @ Rr. A	0 - 7 ((Rr))<(A);r	designated register. Move indirect Accumulator contents into data	1	1						
MOV @ Rr.	= 0 - 1 ((Rr)) <data;r< td=""><td>memory location. Move Immediate the specified data into data</td><td>2</td><td>2</td><td></td><td></td><td></td><td></td></data;r<>	memory location. Move Immediate the specified data into data	2	2						
Data	= 0 - 1	memory.					l			
MOV PSW. A	(PSW)<(A)	Move contents of Accumulator into the Program Status Word.	1	1						
MOVP A. @ A	(PC 0 - 7)<(A)	Move the content of program memory location in the current page addressed by the content of accumulator into the accumulator.	2	1						
MOVP3 A. @ A	(A)<((PC)) (PC 0 -	Move the content of program memory location	2	1						
	7)<(A) (PC 8-10)<011 (A)<((PCC))	in page 3 address by the content of accumulator into the accumulator.								
MOVX A. @ R	(A) <((Rr));r = 0 - 1	Move Indirect the contents of external data memory into the Accumulator.	2	1						
MOVX @ R.A	((Rr))<(A);r	Move Indirect the contents of the Accumulator	2	1						
XCH A. Rr	= 0 - 1 (A)<<(Rr);r = 0 - 7	into external data memory. Exchange the Accumulator and designated register's contents.	1	1						

Table 1 Instruction Set

						FI	LAGS	
MNEMONIC	FUNCTION	DESCRIPTION	CYCLES	BYTES	С	AC	F0	F1
		DATA MOVES						
XCH A, @ Rr	(A)-><-((Rr));	Exchange Indirect contents of Accumulator and	1	1				
	r = 0 - 1	location in data memory.	1	1				
XCHD A, @ Rr	(A	Exchange Indirect 4-bit contents of Accumulator	1	1				
	0-3)><(((Rr))0 -3); r = 0 - 1	and data memory.						
EN TCNTI	-3), 1 = 0 = 1	Enable Internal Interrupt Flag for Timer/Counter	1	1				
LINICINII		output.	1	1				
DIS TCNTI		Disable Internal Interrupt Flag for Timer/Counter	1	1				
DID TOTAL		output.	1	1				
MOV A, T	(A)<(T)	Move contents of Timer/Counter into Accumulator.	1	1				
MOV T, A	(T)<(A)	Move contents of Accumulator into Timer/Counter.	1	1				
STOP TCNT		Stop Count for Event Counter.	1	1				
STRT CNT		Start Count for Event Counter.	1	1				
STRT T		Start Count for Timer.	1	1				
		ACCUMULATOR						
ADD A, data	(A)<(A) + data	Add Immediate the specified Data to the	2	2				
		Accumulator.						
ADD A, Rr	(A) <(A) + (Rr)	Add contents of designated register to the	1	1	•	•		
	for $r = 0 - 7$	Accumulator.						
ADD A, @ Rr	(A)<(A) + ((Rr))	Add Indirect the contents the data memory location	1	1	•	•		
	for $r = 0 - 1$	to the Accumulator.						
ADDC A, data	(A)<(A) (C) –	Add Immediate with carry the specified data to the	2		•	·		
	data	Accumulator.						
ADDC A, Rr	(A)<(A) + (C) +	Add with carry the contents of the designated	1	1	·	•		
	(Rr) for $r = 0 - 7$	register to the Accumulator.						
ADDC A, @ Rr	(A) <(A) + (C) +	Add indirect with carry the contents of data	1	1	·	•		
	(Rr) for $r = 0 - 1$	memory location to the Accumulator.						
ANLA A, data	(A)<(A) AND	Logical AND specified Immediate Data with	2	2		·		
	data	Accumulator.	1	1				
ANL A, Rr	(A) <(A) AND	Logical AND contents of designated register with Accumulator.	1	1				
ANI A @ Dr	(Rr) for $r = 0 - 7$	Logical AND Indirect the contents of data memory	1	1				
ANL A, @ Rr	(A)<(A) AND ((Rr)) for $r = 0 - 1$	with Accumulator.	1	1				
CPL A	((RI)) for $I = 0 - 1(A)Complement the contents of the Accumulator.11$	Complement the contents of the Accumulator.	1	1				
CLR A	(A)<0	CLEAR the contents of the Accumulator.	1	1				
DAA	(1) < 0	DECIMAL ADJUST the contents of the	1	1				
DITI		Accumulator.	1	1				
DEC A	(A)<(A) - 1	DECREMENT by 1 the accumulator's contents.	1	1				
INC A	(A) <(A) + 1	Increment by 1 the accumulator's contents.	1	1				
ORL A data	(A)<(A) OR	Logical OR specified immediate data with	2	2				
	data	Accumulator.						
ORL A, Rr	(A)<(A) OR	Logical OR contents of designated register with	1	1	İ		İ	Î
	(Rr) for $r = 0 - 7$	Accumulator.						
ORL A, @ Rr	(A)<(A) OR	Logical OR Indirect the contents of data memory	1	1				
	((Rr)) for $r = 0 - 1$	location with Accumulator.						
RLA	(An + 1)<(An)	Rotate Accumulator left by 1-bit without carry.	1	1				
	(A ₀)<(A ₇)							
	for $n = 0 - 6$							
RLC A	(An+1)<(An);	Rotate Accumulator left by 1-bit through carry.	1	1	•			
	n=0-6							
	(A ₀)<(C)							
	(C)<(A ₇)							
RR A	(An)<(An+1);	Rotate Accumulator right by 1-bit without carry.	1	1				
	n=0-6							
	(A ₇)<(A ₀)			l	L			

					FLAGS					
MNEMONIC	FUNCTION	DESCRIPTION	CYCLES	BYTES	С	AC	F0	F		
		ACCUMULATOR								
RRO A	(An) (An+1); n+0-6	Rotate Accumulator right by 1-bit through carry.	1	1	*					
	(A ₇)<(C)									
SWAP A	(A ₄₋₇)<(A ₀₋₃)	Swap the 24-bit nibbles in the Accumulator.	1	1						
XRL A. data	(A)<(A) XOR data	Logical XOR specified immediate data with Accumulator.	2	2						
XRL A. Rr	(A)<(A) XOR (Rr) for r = $0-7$	Logical XOR contents of designated register with Accumulator.	1	1						
XRL A. @ Rr	(A)<(A) XOR ((Rr)) for $r = 0 - 1$	Logical XOR Indirect the contents of data memory location with Accumulator.	1	1						
		BRANCH								
DJNZ Rr. addr	(Rr) <(Rr) - 1; r = 0-7 if (Rr) = 0;	Decrement the specified register and test contents.	2	2						
	(PC 0-7) <addr< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td></addr<>							_		
JBb addr	(PC 0-7) <addr bb="1</td" if=""><td>Jump to specified address if Accumulator bit is set.</td><td>2</td><td>2</td><td><u> </u></td><td></td><td></td><td>\perp</td></addr>	Jump to specified address if Accumulator bit is set.	2	2	<u> </u>			\perp		
	(PC)<(PC) + 2 if Bb=0				<u> </u>			\perp		
JC addr	(PC 0-7) <addr c="1</td" if=""><td>Jump to specified address if carry flag is set</td><td>2</td><td>2</td><td><u> </u></td><td></td><td> </td><td>4</td></addr>	Jump to specified address if carry flag is set	2	2	<u> </u>			4		
	(PC)<(PC) +2 if C=0							_		
JF0 addr	(PC 0-7) <addr f0="1</td" if=""><td>Jump to specified address if Flag F0 is set.</td><td>2</td><td>2</td><td></td><td></td><td></td><td>_</td></addr>	Jump to specified address if Flag F0 is set.	2	2				_		
	(PC)<(PC) + 2 if F0=0							_		
JFI addr	(PC 0-7) <addr f1="1</td" if=""><td>Jump to specified address if Flag F1 is set.</td><td>2</td><td>2</td><td></td><td></td><td></td><td>_</td></addr>	Jump to specified address if Flag F1 is set.	2	2				_		
	(PC)<(PC) + 2 if F1=0							_		
JMP addr	(PC 8-10) <addr 8-10<="" td=""><td>Direct Jump to specified address within the 2K address block.</td><td>2</td><td>2</td><td></td><td></td><td></td><td>_</td></addr>	Direct Jump to specified address within the 2K address block.	2	2				_		
	(PC 0-7) <addr 0-7<="" td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td></addr>							_		
	(PC 11) <dbf< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td></dbf<>							_		
JMPP @ A	(PC 0-7)<((A))	Jump indirect to specified address pointed to by the accumulator in current page.	2	1						
JNC addr	(PC 0-7) <addr c="0</td" if=""><td>Jump to specified address if carry flag is low.</td><td>2</td><td>2</td><td></td><td></td><td></td><td></td></addr>	Jump to specified address if carry flag is low.	2	2						
	(PC)<(PC) + 2 if C=1									
JNI addr	(PC 0-7) <addr 1="0</td" if=""><td>Jump to specified address if interrupt is low.</td><td>2</td><td>2</td><td></td><td></td><td></td><td></td></addr>	Jump to specified address if interrupt is low.	2	2						
	(PC)<(PC) + 2 if 1=1									
JNT0 addr	(PC 0-7) <addr if="" t0="0</td"><td>Jump to specified address if Test 0 is low.</td><td>2</td><td>2</td><td></td><td></td><td></td><td></td></addr>	Jump to specified address if Test 0 is low.	2	2						
	(PC)<(PC) + 2 if TO=1									
JNT1 addr	(PC 0-7) <addr if="" t1="0</td"><td>Jump to specified address if Test 1 is low.</td><td>2</td><td>2</td><td></td><td></td><td></td><td></td></addr>	Jump to specified address if Test 1 is low.	2	2						
	(PC)<(PC) + 2 if T1=1									
JNZ addr	(PC 0-7) <addr a??0<="" if="" td=""><td>Jump to specified address if accumulator is non-zero.</td><td>2</td><td>2</td><td></td><td></td><td></td><td></td></addr>	Jump to specified address if accumulator is non-zero.	2	2						
	(PC)<(PC) + 2 if A=0									
JTF addr	(PC 0-7) <addr if="" tf="1</td"><td>Jump to specified address if Timer Flag is set to 1.</td><td>2</td><td>2</td><td></td><td></td><td></td><td></td></addr>	Jump to specified address if Timer Flag is set to 1.	2	2						
	(PC)<(PC) + 2 if TF=0									
JT0 addr	(PC 0-7) <addr if="" t0="1</td"><td>Jump to specified address if Test 0 is a 1.</td><td>2</td><td>2</td><td></td><td></td><td></td><td></td></addr>	Jump to specified address if Test 0 is a 1.	2	2						
	(PC)<(PC) + 2 if T0=0									
JT1 addr	(PC 0-7) <addr if="" t1="1</td"><td>Jump to specified address if Test 1 is a 1.</td><td>2</td><td>2</td><td></td><td></td><td></td><td></td></addr>	Jump to specified address if Test 1 is a 1.	2	2						
	(PC)<(PC) + 2 if T1=0									
JZ addr	(PC 0-7) <addr a="0</td" if=""><td>Jump to specified address if Accumulator is 0.</td><td>2</td><td>2</td><td></td><td></td><td></td><td></td></addr>	Jump to specified address if Accumulator is 0.	2	2						
	(PC) <(PC) + 2 if A=0				1					

MNEMONIC	FUNCTION	DESCRIPTION	CYCLES	BYTES	С	AC	F0	F
TALATATO INIC	FUNCTION	DESCRIPTION	CICLES	DITEO		АС	10	1 г
		INPUT/OUTPUT						1
ANL BUS, data	(BUS)<(BUS) AND	Logical AND Immediate specified data with	2	2				
/ II (E DOD, data	data	contents of BUS.	2	2				
ANL Pp. data	$(P_p) <(P_p)$ AND data; p	Logical AND immediate specified data with	2	2				
r in (25 r pr data	= 1-2	designated port (1 or 2).	-	-				
ANLD P _p A	(P _p)<(P _p) AND (A	Logical AND contents of Accumulator with	2	1				1
	(-p) + (-p) +	designated port (4-7).	_	-				
INS A. BUS	(A)<(BUS)	Input strobed BUS data into Accumulator	2	1				
MOVD A. Pp	$(A 0-3) <(P_p); p = 4-7$	Move contents of designated port (4-7) into	2	1				
P	(A 4-7)<0	Accumulator.						
MOVD Pp. A	$(P_p) <(A 0-3); p = 4-7$	Move contents of Accumulator to	1	1				
r		designated port (4-7).						
ORL BUS, data	(BUS)<(BUS) OR	Logical OR Immediate specified data with	2	2				T
	data	contents of BUS.						
ORLD Pp. A	$(P_p) <(P_p) OR (A 0-3);$	Logical OR contents of Accumulator with	1	1				T
1	p=4-7	designated port (4-7).						
ORL Pp data	$(P_p) <(P_p) OR data; p =$	Logical OR Immediate specified data with	2	2				Τ
-	1-2.	designated port (1-2).						
OUTL BUS. A	(BUS)<(A)	Output contents of Accumulator onto BUS.	1	1				
OUTL Pp. A	$(P_p) <(A); p = 1-2$	Output contents of Accumulator to	1	1				
-	-	designated port (1-2).						
		REGISTERS						
DEC Rr	(Rr) <(Rr) - 1; r = 0 - 7	Decrement by 1 contents of designated	1	1				
		register.						
INC Rr	(Rr) <(Rr) - 1; r = 0 - 7	Increment by 1 contents of designated	1	1				
		register.						
INC @ Rr	((Rr))<((Rr))+1; r =	Increment Indirect by 1 the contents of data	1	1				
	0-1.	memory location.						
						_		
		SUBROUTINE				_		
CALL addr	((SP))<(PC)	Call designated Subroutine.	2	2		_		
	((SP))<(PSW 4-7)					_		
	(SP)<(SP)+1					_		
	(PC8-10) <addr 8-10<="" td=""><td></td><td></td><td></td><td></td><td>_</td><td></td><td></td></addr>					_		
	(PC 0-7) <addr 0-7<="" td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></addr>							
	(PC 11) <dbf< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></dbf<>							
RET	(SP)<(SP)-1	Return from Subroutine without restoring	2	1				
		Program Status Word.						_
DETTD	(PC)<((SP))							_
RETR	(SP)<(SP)-1	Return from Subroutine restoring Program	2	1	•			
		Status Word.				_		_
	(PC) <((SP))					_		_
	(PSW 4-7)<((SP))					_		_
		EL A CC				+		+
CDLC	$(C) \in NOT(C)$	FLAGS Complement Content of carry bit.	1	1				+
CPL C CPL F0	(C) <not (c)<="" td=""><td></td><td>1</td><td>1</td><td>•</td><td></td><td></td><td>+</td></not>		1	1	•			+
	(F0) <not (f0)<="" td=""><td>Complement Content of Flag F0.</td><td>1</td><td>1</td><td></td><td></td><td> ·</td><td>+</td></not>	Complement Content of Flag F0.	1	1			·	+
CPL F1	(F1) <not (f1)<="" td=""><td>Complement Content of Flag F1.</td><td>1</td><td>1</td><td></td><td></td><td></td><td>+</td></not>	Complement Content of Flag F1.	1	1				+
CLR C	(C)<0	Clear content of carry bit to 0.	1	1	·			+
CLR F0 CLR F1	(F0)<0	Clear content of Flag 0 to 0. Clear content of Flag 1 to 0.	1	1			•	+
ULK FI	(F1)<0	Clear content of Flag 1 to 0.	1	1	1	1	1	

Symbol Definitions

SYMBOL	DESCRIPTION		
А	The Accumulator		
AC	The Auxiliary Carry Flag		
addr	Program Memory Address (12 bits)		
Bb	Bit Designator ($b = 0 - 7$)		
BS	The Bank Switch		
BUS	The BUS Port		
С	Carry Flag		
CLK	Clock Signal		
CNT	Event Counter		
D	Nibble Designator (4 bits)		
data	Number or Expression (8 bits)		
DBF	Memory Bank Flip-Flop		
$F_0 F_1$	Flags 0.1		
Ι	Interrupt		
Р	"In-Page" Operation Designator		

SYMBOL	DESCRIPTION
Pp	Port Designator $(p = 1.2 \text{ or } 4 - 7)$
PSW	Program Status Word
Rr	Register Designator ($r = 0, 1 \text{ or } 0 - 7$)
SP	Stack Pointer
Т	Timer
TF	Timer Flag
$T_0 T_1$	Testable Flags 0. 1
Х	External RAM
#	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((xx))	Contents of Memory Location Addressed by the
	Contents of External RAM Location.
÷	Replaced By

TYPICAL APPLICATIONS

Figure 6 shows a typical way to use the 48-Series Microcomputers in a stand-alone system.

- Crystal used is:
 - Series resonant
 - AT cut
 - 1 to 6 MHz or 4 to 11 MHZ

- Port 1 and 2 can be programmed for these three options
 - TTL Drive 125 µa @ 2.4V (option 1)
 - Transistor Drive 1.5 mA @ 1.5V (option 2)
 - Open Drain 10 µA Maximum at 0.40 volt (option 3)





FIGURE 6. Stand-alone INS8048/49/50

TYPICAL APPLICATIONS (Cont'd)

Figure 7 shows a typical remote data acquisition system with an INS8250 Programmable Asynchronous Communication System which can receive commands or update information from a supervisory computer. The figure also shows an INS8294 CMOS DVM. that receives data at VIN and displays the data on the 7-segment local display unit. Data are transferred from the INS8294 to the INS8049 via National's MICROBUS"





12-7

TYPICAL APPLICATIONS (Cont'd)

Figure 8 shows a typical way to add a Input/Output Expander and Programmable Interval Timer to the 48-Series Microprocessors.






FIGURE 8. INS8253 Interval Timer

17

INPUT MEDIUM:

EPROM PAPER TAPE

EPROM:

2716	Total No. of EPROMS
2708	

IMPORTANT - EPROM LABELLING

Only one customer program may be included in a single order. The following method must be used to identify the EPROMs comprising a program.

a) The EPROMs used for storing a custom program are designated as shown:

2716:	BLOCK A	0-2047
	BLOCK B	2048 - 4095
2708:	BLOCK A	0 - 1023
	BLOCK B	1024 - 2047
	BLOCK C	2048 - 3071
	BLOCK D	3072 - 4095

 All EPROMs must be labelled (stickers, paint, etc) with this block designation plus a customer identification number. For example a 4K custom program contained in two 2716's would be labelled:

Customer I.D.	Customer I.D.
А	В
0-2047	2048-4095

Binary Complement Format

Verification

The customer can use software (the listing) or hardware (EPROMs) to verify the program. He will receive a verification listing and a set of EPROMs programmed and tested with tapes generated by the NSC Mask Programming System (MPS). He will be asked for a GO/NO GO response within a week after receipt of the listing and EPROMs.

VERIFICATION LISTING


The verification listing has six sections:

- A cover sheet with provision for "STOP, DO NOT PROCEED" or "VERIFICATION CERTIFIED" signatures.
- 2. Description of the options he has chosen.
- 3. A description of the log designations and assumptions used to process the data.
- 4. A listing of the data submitted by the customer.
- 5. An error summary.
- 6. A definition of the standard logic definitions for the ROM and the reduced from of the data. This list shows the output word corresponding to each address coded three ways - binary, octal, and hexadecimal.

Paper Tape

Tapes may only be submitted in binary complement format. The following information should be written on the paper tape.

> Company Name Company I.D. No. NSC Part No. A Punch = ("1" or "0") This is logic (POS or NEG)



- Note 1: Tape must be blank except for the data words.
- Note 2: Tape must start with a rubout character.
- **Note 3:** Data is comprised of two words, the first being the actual data and the second being the complement of the data.

Ordering Information for Custom Programmed Parts

The following information must be submitted with each customer microcomputer program. An order will not be processed unless it is accompanied by this information. This form acts as a Traveler from Customer through Customer Service to ROM programming. Please retain a copy of this form to compare against the verification listing. The form will be sent back to the customer by Customer Service.

			National Microcomputer Part Number
			ROM Letter Code (National Use Only)
Name			Date
Address			Customer Print or I.D. No.
City	State	Zip	Purchase Order No.
Telephone ()			Name of person National can contact (Print)
Authorized Signature			Date

OPTIONS

- 1. Device Type (Check one) 8048-6 (6MHz) 8049-6 8050-6 8048-11(11MHz) 8049-11 8050-11
 - A. Input Medium (see attached for approved Formats)

Paper Tape	8748	EPROM 2716
	8048	2708
	8049	Total No. of EPROMS

B. Does the ROM pattern make use of the transparent improvements (options)

YES	NO
-----	----

If yes; complete the following:

Options 2-9. Banks of RAM on Standby (Check each box applicable to device type. 1 = RAM Bank on Standby, 0 = Not on Standby)

048, 8049, 8050)
048, 8049, 8050)
049, 8050, only)
049, 8050 only)
050 only)
050 only)
050 only)
050 only)

Options 10-25 Port Drive Current Selections: (Check each box with either 1 = Standard (TTL), 2 = High Current or 3 = Open Drain) Port 1

Option	Pin	Bit	Selection
10	10	0	
11	11	1	
12	12	2	
13	13	3	
14	14	4	
15	15	5	
16	16	6	
17	17	7	


Port 2

Option	<u>Pin</u>	Bit	Selection
18	21	0	
19	22	1	
20	23	2	
21	24	3	
22	35	4	
23	36	5	
24	37	6	
25	38	7	

Option 26. Pullup Resistor on Reset Pin (Enter either 0 = NO or 1 = YES (Standard) in Box)

Option 27. Pullup Resistor or Interrupt Pin (Enter 0=NO (Standard) or 1 = YES in Box)

Option 28 Counter Increment. Non-Incremented (enter 0 = Counter Increment (Standard) or 1 = Non-Incremented)



National does not assume any responsionity for use of any circuity described no circuit patent licenses are implied, and National reserves the right, at any time without noice to change salo circuity