

# 2900 Family/ Bipolar Microprocessor

# IDM2901A, IDM2901A-1/IDM2901A-2 4-Bit Bipolar Microprocessor

#### **General Description**


The IDM2901 4-bit bipolar microprocessor slice is a cascadable device designed for use in Central Processing Units, programmable microprocessors, peripheral controllers, and other "high-speed" applications where economy, hardware/software flexibility, and easy expansion are system prerequisities. The building-block architecture and microinstruction format of the IDM2901 permit efficient emulation of most digital-based systems.

As shown in the simplified block diagram, the IDM2901 device consists of a 16-word by 4-bit 2-port RAM, a high-speed ALU, and the required shifting, decoding, and multiplexing circuits. The 9-bit microinstruction word is organized into three groups of three bits each—the first group (bits 0-2) selects ALU source operands, the second group (bits 3-5) selects the ALU function, and the last group (bits 6-8) selects the destination register within the ALU. The slice microprocessor is cascadable with full look-ahead or ripple carry; all outputs are TRI-STATE® and four status-flag outputs are available. To minimize power consumption and to maximize speed and reliability, the 40-pin LSI chip is fabricated using a National state-of-the-art Low-Power Schottky technology called "SCL".

#### Features and Benefits

- Multiple-address architecture improves system speed by providing simultaneous yet independent access to two working registers.
- Multifunction ALU performs addition, two subtraction operations, and five logic functions on two source operands.
- Flexible data-source selection for every ALU function, data is selected from five source ports for a total of 203 source operand pairs.
- Left/right shift independent of ALU an arithmetic operation and a left or right shift can be obtained on the same machine cycle.
- Four status flags carry, overflow, zero, and functional sign are available as outputs.
- Expandable Connect any number of IDM2901s together for longer word lengths.
- Microprogrammable three groups of 3 bits each for source operand, ALU function, and destination control.

#### **Block Diagram**



#### **Absolute Maximum Ratings**

-65°C to +150°C -55°C to +125°C

-55°C to +125°C -0.5 V to +6.3 V

0 +6.3 V IDM2901 JC, NC IDM2901 JM, JM/883 CC max IDM2901A-1 JC, NC

TA = 0°C to +70°C TC = -55°C to +125°C TA = 0°C to +70°C TC = -55°C to +125°C

Temperature.

**Operating Range** 

P/N

IDM2901A-1 JM, JM/883

VCC 4.75V to 5.25V 4.50V to 5.50V 4.75V to 5.25V 4.50V to 5.50V

DC Input Voltage
DC Output Current, into Outputs

Temperature (Ambient) Under Bias

Supply Voltage to Ground Potential

DC Voltage Applied to Outputs for

Storage Temperature

**High Output State** 

-0.5 V to +V<sub>CC</sub> max -0.5 V to +5.5 V 30 mA

DC Input Current ~30 mA to +5.0 mA

#### Standard Screening (Conforms to MIL-STD-883 for Class C parts)

	MIL-STD-883		Le	evel	
Step	Method	Conditions	JC, NC	100% 100% 100% 100% 100% 100% 100%  100%  100%  1TPD = 5 LTPD = 7 LTPD = 7	
Pre-Seal Visual Inspection	2010	В	100%	100%	
Stabilization Bake	1008	C: 24-hour 150°C	100%	100%	
Temperature Cycle	1010	C: -65°C to +150°C 10 cycles	100%	100%	
Centrifuge	2001	B: 10,000 G	100%*	100%	
Fine Leak	1014	A: 5 x 10 <sup>-8</sup> atm-cc/cm <sup>3</sup>	100%*	100%	
Gross Leak	1014	C2: Fluorocarbon	100%*	100%	
Electrical Test Subgroups 1 and 7 and 9	5004	See below for definitions of subgroups	100%	100%	
Insert Additional Screening h	ere for Class B Part	S			
Group A Sample Tests					
Subgroup 1	1		LTPD = 5	LTPD = 5	
Subgroup 2			LTPD = 7	LTPD = 7	
Subgroup 3	E00E	See below for	LTPD = 7	LTPD = 7	
Subgroup 7	5005	definitions of subgroups	LTPD = 7	LTPD = 5	
Subgroup 8			LTPD = 7	LTPD = 7	
Subgroup 9			LTPD = 7	LTPD = 5	

<sup>\*</sup>Not applicable to IDM2901ANC.

### Additional Screening for Class B Parts

Step	MIL-STD-883 Method	Conditions	Level JM/883
		D: 125°C, 160 hours min	100%
Burn-In	1015	U: 125 C, 160 hours min	100%
Electrical Test	5004		
Subgroup 1			100%
Subgroup 2			100%
Subgroup 3	i I		100%
Subgroup 7			100%
Subgroup 9		i l	100%

### **Group A Subgroups**

(as defined in MIL-STD-883, method 5005)

Subgroup	Parameter	Temperature
1	DC	25°C
. 2	DC	Maximum rated temperature
3	DC	Minimum rated temperature
7	Function	25°C
8	Function	Maximum and minimum rated temperature
9	Switching	25°C
10	Switching	Maximum rated temperature
11	Switching	Minimum rated temperature

## Electrical Characteristics Over Operating Range IDM2901A/IDM2901A-1

Symbol	Description	Test Cond	Test Conditions (Note 1)			Max	Units
VOH Output High Voltage			$I_{OH} = -1.6 \text{ mA};$ $Y_{O}/Y_{1}/Y_{2}/Y_{3}$	2.4			
		IOH = -1.0 mA; Cn+4	2.4			1	
	VCC = min	IOH = -800 µA; OVR/P	2.4			] v	
•ОН	Outpot riigii voitage	VIN = VIH or VIL	IOH = -600 μA; F3	2.4			]
		$I_{OH} = -600 \mu\text{A};$ RAM <sub>0,3</sub> /Q <sub>0,3</sub>	2.4				
			IOH = -1.6 mA; G	2.4			1

# Electrical Characteristics (cont'd.)

Symbol	Description	Te	st Con	ditions (N	ote 1)	Min	Typ (Note 2)	Max	Units
CEX	Output Leakage Current for F = 0 Output	VCC = min;	√он =	5.5 V, V	N = AIH or AIF		,	250	μΑ
				Y0/Y1/				0.5	
				Y0/Y1/				0.5	
VOL	Output Low Voltage	VCC = min;		IOL = 1	6 mA; G/F = 0			0.5	V .
VOL	Output Low Voltage	VIN ≅ VIH o	r VIL		0 mA; C <sub>n+4</sub>			0.5	]
				I <sub>OL</sub> = 1 OVR/P	0 mA;			0.5	
		I <sub>OL</sub> = 8 mA; F3/RAM <sub>0,3</sub> /Q <sub>0,3</sub>					0.5		
ViH	Input High Level	Guaranteed input logical high inputs		voltage for all	2.0			V	
VIL	Input Low Level	Guaranteed input logical low voltage for all inputs					0.8	V	
VI	Input Clamp Voltage	VCC = min; IN = -18 mA					-1.5	V	
				Clock/ŌE/Cn				-0.36	
			A <sub>0</sub> /A <sub>1</sub> /A <sub>2</sub> /A <sub>3</sub>			<u> </u>		-0.36	1
				B <sub>0</sub> /B <sub>1</sub> /				-0.36	1
hш	Input Low Current	VCC = max;						-0.36	mA
	. '	VIN = 0.5 V		10/11/12		1		-0.36	1
			<u> </u>					-0.36	-
				17/18	/O (N)			-0.36	4
					3/Q <sub>0,3</sub> (Note 4)	-		-0.36 20	
		V <sub>CC</sub> = max; V <sub>IN</sub> = 2.7 V		Clock/OE A <sub>0</sub> /A <sub>1</sub> /A <sub>2</sub> /A <sub>3</sub>				20	1
				B <sub>0</sub> /B <sub>1</sub> /		-		20	1
	·							20	†
чн	Input High Current			10/11/12		<u> </u>		20	μΑ .
		•••	•	13/14/15/17				20	1
			RAM <sub>0.3</sub> /Q <sub>0.3</sub> (Note 4)					100	1
				Cn	<del></del>			20	1 4
Ιį	Input High Current	VCC = max;	VIN=	5.5 V				1.0	mA
			Valv	4/Va/Va	V <sub>O</sub> = 2.4 V V <sub>O</sub> = 0.5 V			50	
			7 0/ 1	1/ 12/ 13	V <sub>O</sub> = 0.5 V			-50	]
	Off State (High Impedance) Output Current	VCC = max		<sub>0,3</sub> /Q <sub>0,3</sub>	V <sub>O</sub> = 2.4 V (Note 4)			100	μΑ
			A SPECIAL	J,J, 40,3	V <sub>O</sub> = 0.5 V (Note 4)			-360	
		T			Y2/Y3/G	-30 -30		-85 -85	
los.	Output Short Circuit Current	V <sub>CC</sub> = 5.75	<b>/</b>	Cn+4		-30		-85	mA
los	(Note 3)	V <sub>O</sub> = 0.5 V	-			-30	<del> </del>	-85	- ""A
			F <sub>3</sub> RAM <sub>0,3</sub> /Q <sub>0,3</sub>		-30	<del> </del>	-85	1	
			+	TA = 2		-33	160	245	mA
			$\vdash$		C to +70°C		160	260	1
Icc	Power Supply Current (Note 6)	Vcc = max	JC	TA = +			160	220	mA
.00		00	Ė	<del></del>	5°C to +125°C		160	275	1
	1	JM		T <sub>C</sub> = +125°C			160	185	

Note 1: For conditions shown as min or max, use the appropriate value specified under Electrical Characteristics for the applicable device type.

Note 2: Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $25^{\circ}\text{C}$  ambient, and maximum loading.

Note 3: Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Note 4: These are TRI-STATE outputs internally connected to PNP inputs. Input characteristics are measured with 16,7,8 in a state such that the TRI-STATE output is off (high-impedance).

Note 5: "Mil" = 1DM2901 JM, JM/883; "Com'l" = IDM2901 JC, NC.

Note 6: Worst case  $I_{CC}$  is at minimum temperature.

#### **Absolute Maximum Ratings**

-65°C to +150°C ~55°C to +125°C

P/N  $-0.5\,\mathrm{V}$  to  $+6.3\,\mathrm{V}$ 1DM2901A-2 JC, NC IDM2901A-2 JM IDM2901A-2 JM/883

**Operating Range** 

Temperature  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  $T_C = -55^{\circ}C$  to  $+125^{\circ}C$  $T_C = -55^{\circ}C$  to  $+125^{\circ}C$ 

Vcc 4.75V to 5.25V 4.50V to 5.50V 4.50V to 5.50V

Temperature (Ambient) Under Bias Supply Voltage to Ground Potential DC Voltage Applied to Outputs for **High Output State** 

Storage Temperature

DC Input Current

DC Input Voltage DC Output Current, into Outputs

-0.5 V to +VCC max -0.5 V to +5.5 V 30 mA -30 mA to +5.0 mA

Standard Screening (Conforms to MIL-STD-883 for Class C parts)

	MIL-STD-883		L	evel
Step	Method	Conditions	JC, NC	100% 100% 100% 100% 100% 100% 100%
Pre-Seal Visual Inspection	2010	В	100%	100%
Stabilization Bake	1008	C: 24-hour 150°C	100%	100%
Temperature Cycle	1010	C: -65°C to +150°C 10 cycles	100%	100%
Centrifuge	2001	B: 10,000 G	100%*	100%
Fine Leak	1014	A: 5 x 10 <sup>-8</sup> atm-cc/cm <sup>3</sup>	100%*	100%
Gross Leak	1014	C2: Fluorocarbon	100%*	1′00%
Electrical Test Subgroups 1 and 7 and 9	5004	See below for definitions of subgroups	100%	100%
nsert Additional Screening h	ere for Class B Part	s .		,
Group A Sample Tests				
Subgroup 1			LTPD = 5	LTPD = 5
Subgroup 2			LTPD = 7	LTPD = 7
Subgroup 3	5005	See below for	LTPD = 7	LTPD = 7
Subgroup 7	5005	definitions of subgroups	LTPD = 7	LTPD = 5
Subgroup 8			LTPD = 7	LTPD = 7
Subgroup 9			LTPD = 7	LTPD = 5

<sup>\*</sup>Not applicable to IDM2901A-2 NC

# Additional Screening for Class B Parts

Step	MIL-STD-883 Method	Conditions	Level JM/883
Burn-In	1015	D: 125°C, 160 hours min	100%
Electrical Test	5004		
Subgroup 1			100%
Subgroup 2			` 100%
Subgroup 3	!		100%
Subgroup 7			100%
Subgroup 9		i	100%

### **Group A Subgroups**

(as defined in MIL-STD-883, method 5005)

Subgroup	Parameter Temperature					
1	DC	25°C				
2	DC	Maximum rated temperature				
3	DC	Minimum rated temperature				
7	Function	25°C				
8	Function	Maximum and minimum rated temperature				
9	Switching	25°C				
10	Switching	Maximum rated temperature				
11	Switching	Minimum rated temperature				

#### Electrical Characteristics Over Operating Range IDM2901A-2

Symbol	Description	Test Cond	Test Conditions (Note 1)			Max	Units
Van Ontana Historia			$I_{OH} = -1.6 \text{ mA};$ $Y_0/Y_1/Y_2/Y_3$	2.4			
			IOH = -1.0 mA; Cn+4	2.4			
	Output High Voltage	VCC = min	1OH = -800 μA; OVR/P	2.4	V		
VOH	Output riigh voitage	NIM = AIH or AIF	IOH = -600 μA; F3			] *	
			$I_{OH} = -600 \mu\text{A};$ RAM <sub>0,3</sub> /Q <sub>0,3</sub>	2.4			
			IOH = -1.6 mA; G	2.4			1

#### Electrical Characteristics (continued)

Symbol	<sup>'</sup> Description	Tes	t Cond	ditions (N	lote 1)	Min	Typ (Note 2)	Max	Units	
ICEX	Output Leakage Current for F = 0 Output	VCC = min; \	′он ≃	5.5 V, V	IN = VIH or VIL			250	μА	
				Y0/Y1/				0.5		
				IOL = 1 Y0/Y1/	6 mA (Mil); Y2/Y3			0.5		
VOL	Output Low Voltage	VCC = min;			6mA; G/F = 0			0.5	l v	
•01	Catpat Low Tollage	AIN = AIH o	VIL		0 mA; C <sub>n+4</sub>					
				IOL = 1 OVR/P	0 mA;			0.5		
				IOL = 8	mA; M <sub>0,3</sub> /Q <sub>0,3</sub>			0.5		
VIH	Input High Level	Guaranteed input logical h inputs		gical high	n voltage for all	2.0			V	
V <sub>IL</sub>	Input Low Level	Guaranteed input logical low voltage for all inputs					0.8	V		
٧ı	Input Clamp Voltage	VCC = min; I	IN = -					-1.5	V	
				Clock/C				-0.36		
				A <sub>0</sub> /A <sub>1</sub> /		<u> </u>		-0.36	1	
				B <sub>0</sub> /B <sub>1</sub> /I				-0.36	1	
11L	Input Low Current	VCC = max;		D <sub>0</sub> /D <sub>1</sub> /				-0.36	·mA	
.,.	,	$V_{IN} = 0.5 V$		10/11/12		L		-0.36		
				13/14/15	<u> </u>	<u> </u>		-0.36	4	
				17/18	<u> </u>			-0.36		
					3/Q <sub>0,3</sub> (Note 4)	<u> </u>		-0.36	<u> </u>	
		V <sub>CC</sub> = max; V <sub>IN</sub> = 2.7 V		Clock/OE A <sub>0</sub> /A <sub>1</sub> /A <sub>2</sub> /A <sub>3</sub> B <sub>0</sub> /B <sub>1</sub> /B <sub>2</sub> /B <sub>3</sub> D <sub>0</sub> /D <sub>1</sub> /D <sub>2</sub> /D <sub>3</sub>			ļ	20	4	
						-		20	+	
	,					<del> </del>		20 20	+	
чн	Input High Current			10/11/12				20	μΑ	
		* IN 2.7 V		13/14/15		<del> </del>		20	+	
					3/Q <sub>0.3</sub> (Note 4)	<del> </del>		100	+	
				C <sub>n</sub>	3, 40,3 (NOTE 4)	<del> </del>	<b></b>	20	+	
- II	Input High Current	V <sub>CC</sub> ∈ max; '	/1N =			<del> </del>		1.0	mA	
'1					Vo = 24 V	<del> </del>		50	1.071	
			Y <sub>0</sub> /Y	1/Y2/Y3	V <sub>O</sub> = 2.4 V V <sub>O</sub> = 0.5 V	<u> </u>		-50	†	
lozh. lozh	Off State (High Impedance) Output Current	VCC = max			V <sub>O</sub> = 2.4 V (Note 4)			100	μΑ	
			RAMo	,3/Q <sub>0,3</sub>	V <sub>O</sub> = 0.5 V (Note 4)			-360	1	
		1	Γ	Y <sub>0</sub> /Y <sub>1</sub> /	Y2/Y3/G	-30		-85		
	, i			Cn+4		-30		-85	1	
los	Output Short Circuit Current (Note 3)	VCC = 5.75 V	1	OVR/P		-30		-85	mA	
	(Note 3)	V <sub>O</sub> = 0.5 V		F <sub>3</sub>		-30		-85	1	
				RAM <sub>0.3</sub> /Q <sub>0.3</sub>		-30		-85	1	
				TA = 25		1	160	250		
			JC	TA = 0°	°C to +70°C		160	265		
,cc	Power Supply Current (Note 6)	ACC = wax	10.0	TC = -5	55°C to +125°C		160	280	mA .	
			JM	TC = +1		1	160	190		

Note 1: For conditions shown as min or max, use the appropriate value specified under Electrical Characteristics for the applicable device type.


Note 2: Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $25^{\circ}$  C ambient, and maximum loading.

Note 3: Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Note 4: These are TRI-STATE outputs internally connected to PNP inputs. Input characteristics are measured with I<sub>6,7,8</sub> in a state such that the TRI-STATE output is off (high-impedance).


Note 5: "Mil" = IDM2901A-2 JM, JM/883; "Com'l" = IDM2901A-2 JC, NC.

Note 6: Worst case I<sub>CC</sub> is at minimum temperature.




#### Test Output Load Configurations for IDM2901A, A-1, A-2

A. Three-State Outputs



**B. Normal Outputs** 



$$R2 = \frac{2.4V}{10H}$$

$$R1 = \frac{5.0 - V_{BE} - V_{OL}}{I_{OL} + V_{OL}/R2}$$

C. Open-Collector Outputs



$$R1 = \frac{5.0 - V_{OL}}{I_{OL}}$$

Note 1: CL = 50 pF includes scope probe, wiring and stray capacitances without device in test fixture.

Note 2: S1, S2, S3 are closed during function tests and all AC tests except output enable tests.

Note 3: S1 and S3 are closed while S2 is open for tpZH test.

S1 and S2 are closed while S3 is open for tpzL test.

Note 4:  $C_L = 5.0 \text{ pF}$  for output disable tests.

#### **TESTING CONSIDERATIONS**

Incoming test procedures on this device should be carefully planned, taking into account the high complexity and power levels of the part. The following notes may be useful.

- 1. Insure the part is adequately decoupled at the test head. Large changes in  $V_{CC}$  current as the device switches may cause erroneous function failures due to  $V_{CC}$  changes.
- Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5 ns-8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by 100s of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach V<sub>IL</sub> or V<sub>IH</sub> until the noise has settled. National recommends using V<sub>IL</sub> ≤ 0.4V and V<sub>IH</sub> ≥ 2.4V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.

### Test Output Loads for IDM2901A, A-1, A-2

Pin #	Pin Label	Test Circuit	R1	R2
3	RAM <sub>3</sub>	A	560	1k
5	RAM <sub>0</sub>	A	560	1k
7	F=0	С	270	
13	$Q_3$	Α	560	1k
18	$Q_0$	Α	560	1k
28	F <sub>3</sub>	В	620	3.9k
29	G	В	220	1.5k
30	C <sub>n+4</sub>	В	360	2.4k
31	OVR	В	470	3k
32	Р	В	470	3k
33-36	Y <sub>0-3</sub>	Α	220	1k

#### **Architecture**

Figure 1 shows a detailed block diagram of the IDM2901. Observe that all data paths are 4 bits wide; however, the 4-bit slice can be cascaded to the number of bits required for a particular application. Although all parts of the bipolar device are important, the two key elements are the 16-word by 4-bit 2-port RAM and the high-speed ALU.

Any one of the 16 words in RAM can be read from the A-port (A<sub>3</sub>-A<sub>0</sub>) or the B-port (B<sub>3</sub>-B<sub>0</sub>); the selected word for the A-port is determined by the 4-bit A-address field, whereas the B-address field controls the output of the B-port. If the two address codes are identical, the same file data appears simultaneously at both output

have an inhibit capability, where no data is passed — this is equivalent to a "zero" source operand. Referring to figure 1, observe that the A-port output of the RAM and the 4-bit direct-data inputs (D3-D0) are connected to the R-input multiplexers; the S-input multiplexer has three inputs — one from the A-port of RAM, one from the B-port of RAM, and one from the Q-register.

With the foregoing input-multiplexer scheme, the inputs (A, B, D, Q, and "Zero"), when taken in pairs, provide any one of ten source operands for the ALU – AB, AD, AQ, AO, BD, BQ, BO, DQ, DO, and QO. When the A and B address fields for RAM are identical, it is clear that certain combinations (AD/BD, AQ/BQ, and AO/BO) are



Normally, the look-ahead carry mode is used when cascading the ALUs of several microprocessor devices. The carry generate (G) and carry propagate (P) outputs are suitable for use in a carry-look-ahead generator. A carry-out (Cn+4) is also generated and is available for use as the carry flag in a status register or as a ripplecarry output. Both carry-in (Cn) and carry-out (Cn+4) are active-high signals. Three other status-oriented outputs are available from the ALU; these are F3, F = 0, and overflow (OVR). The F3 output is the most significant (sign) bit of the ALU, and, without enabling the TRI-STATE outputs, it can be used to determine positive or negative results. When enabled, the logic level of F3 is identical to that of sign bit Y3. The F = 0 output is used for zero detect; F = 0 is high when all F outputs are low. The F = 0 output is of the open-collector type and can be wire ORed between microprocessor slices. The overflow (OVR) output is used to flag arithmetic operations that exceed the available twos-complement number range. When an overflow exists (Cn+3 and Cn+4 are of opposite polarity), the OVR output is high.

Outputs from the ALU can be stored in the register file or the Q register, or can be transmitted to the outside world. Eight possible destination codes are defined by microinstruction inputs [6, 17, and 18; the various destination control codes are shown in figure 4. The 4-bit data field (Y3-Y0) is a TRI-STATE output that can be directly bus organized. The Y outputs are enabled by  $\overline{OE}$ ; when this control signal is high, the Y-outputs are TRI-STATEd. A 2-input multiplexer is also used at the Y-output port to select either the A port of RAM or the F output of the ALU; this selection is controlled by the previously described microinstruction inputs (16, 17, and [8]).

As previously described, the RAM inputs (register file) are driven by a 3-input multiplexer. Thus, outputs from the ALU can be entered nonshifted, shifted up (towards MSB) one position (x 2), or shifted down (towards LSB) one position (÷2). The shifter is equipped with two ports — RAM0 and RAM3; both ports consist of a TRI-STATE buffer-driver, each of which supplies one input to the foregoing multiplexer. In the shift-up (x 2) mode, the RAM3 output driver and the RAM0 multiplexer input are enabled, whereas in the shift-down (÷2) mode, the RAM0 output driver and RAM3 multiplexer

input are enabled; in the no-shift mode, both drivers are TRI-STATE and neither multiplexer input is enabled. The shifter is controlled by the I<sub>6</sub>, I<sub>7</sub>, and I<sub>8</sub> micro-instruction inputs.

The Q register likewise is driven from a 3-input multiplexer and the Q shifter is equipped with two input/output ports —  $Q_0$  and  $Q_3$ . Operation of these two ports is similar to that of the RAM shifter, and the ports are controlled by  $1_6$ ,  $1_7$ , and  $1_8$ . In the shift-up or shift-down modes, the Q register is shifted in a specified direction with the input/output terminals of the register being an input (for a shift-up) or an output (for a shift-down). In the no-shift mode, the multiplexer may enter the ALU data into the Q register; in this case, input/output lines of the register are TRI-STATE.

The clock input shown in figure 1 controls the RAM, the A and B latches, and the Q register. When the clock input is high, the A and B latches are open and data from the RAM outputs is allowed to pass through to the ALU or "Y" outputs. When the clock input is low, both latches are closed and the last data entered is retained. When the clock input is low and if the input control code (Ig. 17, and Ig) has enabled a file-write operation, new data, as defined by the 4-bit B-address field, is written into the RAM file. When enabled, data is clocked into the Q register on the low-to-high transition of the clock pulse.

#### Source Operands and ALU Functions

Any one of eight source operand pairs can be selected by instruction inputs  $1_0,\,1_1,\,$  and  $1_2$  for use by the ALU; instruction inputs  $1_3,\,1_4,\,$  and  $1_5$  then control function selection for the ALU — five logic and three arithmetic functions. In the arithmetic mode, the carry input  $(C_n)$  also affects the ALU functions; the carry input has no effect on the "F" result in the logic mode. These control parameters  $(1_6-1_0$  and  $C_n)$  are summarized in figure 5 to completely define the ALU/source operand functions.

The ALU functions can also be examined on a task basis: that is, add, subtract, AND, OR, and so on. Again, in the arithmetic mode, the carry input will affect the result, whereas in the logic mode it will not. Figures 6 and 7, respectively, define the various logic and arithmetic functions of the ALU; both carry states ( $C_n = O/C_n = 1$ ) are defined in the function matrices,

	Mic	ro Co	de	RAMI	Function Q-Reg.		Function		Q-Reg. Function		Y RAM Shifter			RAM Shifter		Q Shifter		
Ig	17	16	Octal Code	Shift	Load	Shift	Load	Output	RAM <sub>0</sub>	RAM3	Q <sub>0</sub>	03						
L	L	L	0	Х	None	None	F → Q	F	×	×	×	×						
L	L	Н	1	X	None	×	None	F	х	×	×	×						
L	Н	L	2	None	F→B	X	None	А	×	X	×	Х						
L	Н	Н	3	None	F→B	х	None	F	Х	×	×	×						
Н	L	· L	4	Down	F/2 → B	Down	Q/2 → Q	F	F <sub>0</sub>	IN <sub>3</sub>	Ω0	IN <sub>3</sub>						
Н	Ļ	Н	5	Down	F/2 → B	Х	None	F	F <sub>0</sub>	IN <sub>3</sub>	$Q_0$	×						
Н	Н	L	6	Up	2F → B	Up	2Q → Q	F	INO	F <sub>3</sub>	INO	Ω3						
Н	Н	Н	7	Up	2F → B	X	None	F	INo	F <sub>3</sub>	×	Ω3						

Figure 4. ALU Destination Control

X = Don't care. Electrically, the shift pin is a TTL input internally connected to a TRI-STATE output which is in the high-impedance state. B = Register Addressed by B inputs.

Up is toward MSB, Down is toward LSB.

			Figure 5. So	urce Operand	and ALU Fun	ction Matrix			
	I <sub>2,1,0</sub> Octal	0	1	2	3	4	5	6	7
Octal 15,4,3	ALU Source ALU Function	A, Q	А, В	ο, α	O, B	О, А	D, A	D, Q	D, O
	C <sub>n</sub> = L	A + Q	A + B	Q	В	А	D + A	D+Q	D
0	R Plus S C <sub>n</sub> = H	A + Q + 1	A + B + 1	Q + 1	B + 1	A + 1	D + A + 1	D+Q+1	D + 1
	C <sub>n</sub> = L	Q - A - 1	B - A - 1	Q - 1	B – 1	A - 1	A - D - 1	Q - D - 1	– D – 1
1	S Minus R C <sub>n</sub> = H	Q – A	B – A	α	В	Α .	A - D	Q - D	- D
_	C <sub>n</sub> = L	A - Q - 1	A - B - 1	- Q - 1	- B - 1	- A - 1	D – A – 1	D - Q - 1	D - 1
2	R Minus S C <sub>n</sub> = H	A - Q	A - B	- Q	- B	- A	D - A	D - Q	D
3 /	R OR S	ΑVQ	AVB	Q	В	Α	DVA	DVQ	D
4	R AND S	DAA	ΑΛВ	0	0	0	DAA	DVO	0
5	R AND S	ĀΛQ	ĀΛB	Q	В	А	DΛΑ	DΛQ	0
6	R EX-OR S	A₩Q	A₩B	a	В	А	D₩A	D₩Q	D
7	R EX-NOR S	A¥Q	Ā₩B	ā	B	Ā	D₩A	D₩Q	D

<sup>+ =</sup> Plus; - = Minus; V = OR,  $\Lambda = AND$ ;  $\forall = EX-OR$ .

Figure 6. ALU Logic Mode Functions (Cn Irrelevant)

Octal  5,4,3/ 2,1,0	Group	Function				
40 41 45 46	AND	A A Q A A B D A A D A Q				
30 31 35 36	OR	A V Q A V B D V A D V Q				
60 61 65 66	EX-OR	A ¥ Q A ¥ B D ¥ A D ¥ Q				
70 71 75 76	EX-NOR	A ¥ Q A ¥,8 D ¥ A D ¥ Q				
72 73 74 77	INVERT	G B A D				
62 63 64 67	PASS	O 8 A D				
32 33 34 37	PASS	Q B A D				
42 43 44 47	"ZERO"	0 0 0				
50 51 55 56	MASK	Ā ^ Q Ā ^ B D ^ A D ^ Q				

Figure 7. ALU Arithmetic Mode Functions

Octal	C <sub>n</sub> = 0	(Low)	C <sub>n</sub> = 1	(High)
<sup>1</sup> 5,4,3/ <sup>1</sup> 2,1,0	Group	Function	Group	Function
00 01 05 06	ADD	A + Q A + B D + A D + Q	ADD plus one	A + Q + 1 A + B + 1 D + A + 1 D + Q + 1
02 03 04 07	PASS	OBAD	Increment	Q+1 B+1 A+1 D+1
12 13 14 27	Decrement	Q - 1 B - 1 A - 1 D - 1	PASS	Q B A D
22 23 24 17	1s Comp	- Q - 1 - B - 1 - A - 1 - D - 1	2s Comp (Negate)	- Q - B - A
10 11 15 16 20 21 25 26	Subtract (1s Comp)	Q - A - 1 B - A - 1 A - D - 1 Q - D - 1 A - Q - 1 A - B - 1 D - A - 1 D - Q - 1	Subtract (2s Comp)	Q A A D D Q A A D D

-1, IDM2901A-2	Pinout Descriptions of IDM2901 Pin functions for the IDM2901 4-bit slice microproces-	ŌĒ	When the Output Enable (OE) signal is high, the Y outputs are inactive; when the signal is active-low, the active high or low outputs
8	sor are as follows:  A3-A0  4-bit address field used to select one of the		are enabled.
Σ	file registers whose contents are displayed through the A port of RAM.	P/G	Carry generate and propagate outputs – see figure 8 for logic equations.
<u>.</u>	B3-B0  4-bit address field used to select one of the file registers whose contents are displayed through the B port of RAM. When the clock	OVR	The overflow flag corresponds to the exclusive-OR of the carry-in and carry-out of the MSB of the ALU. When set high, it
, <del></del>	<u> </u>		
,———			
<u> </u>	t ·		
_			
<u></u>			
į,			
-,			
. <b>*</b> .	-		
<u></u>	,	à.	
·	A		
	•		
·			
area cire A			
*:	· ·		
<u>'</u>			
1			

#### Guaranteed Operating Conditions Over Temperature and Voltage for IDM2901A

When operated in a system, the timing requirements for the IDM2901 are defined in tables 1, 2, and 3. Table 1 provides clock characteristics of the IDM2901, table 2 gives the combinational delay times from input to output, and table 3 specifies setup and hold times. If used according to the specified delay and setup times, the device is guaranteed to function properly over the entire operating range. Table 3 defines the time prior to the end of the cycle (low-to-high transition of clock pulse) that each input must be stable to guarantee that the correct data is written into one of the internal registers.

Table 1. Cycle Time and Clock Characteristics

	. IDN	12901A
Time	JC, NC	JM, JM/883
Read-Modify-Write Cycle (time from selection of A,B registers to end of cycle)	60 ns	75 ns
Maximum Clock Frequency to Shift Q Register (50% duty cycle)	16 MHz	16 MHz
Minimum Clock Low Time	30 ns	30 ns
Minimum Clock High Time	30 ns	30 ns
Minimum Clock Period	60 ns	75 ns

Table 2. Maximum Combinational Propagation Delays (all in ns; C<sub>↓</sub> < 50 pF)

		IDN	12901A J	Comn C, NC (0		0°C; 5V	± 5%)		Military IDM2901A JM, JM/883 (-55°C to +125°C; 5V ± 10%)							
To Output					F=0	1	Shift O	utputs	Y	F <sub>3</sub>	C <sub>n+4</sub>	Ğ/₽	F = 0 R <sub>L</sub> = 470	OVR	Shift Outputs	
From Input	Y	F3	Cn+4	G/P	470	OVR	RAM <sub>0</sub> RAM <sub>3</sub>	σ <sub>0</sub>							RAM <sub>0</sub> RAM <sub>3</sub>	Q0 Q0
А, В	65	65	65	60	70	65	70	-	80	80	80	65	85	80	80	_
D (arithmetic mode)	40	40	40	35	55	45	50		45	45	45	40	65	55	60	
D (I = X37)	40	40	_	-	55	-	50	-	45	45	T -	-	60	-	60	-
Cn	30	30	20	-	40	30	35		35	35	25	-	50	35	45	
12,1,0	55	50	50	45	60	50	60	_	60	60	55	50	75	60	75	-
15,4,3	50	50	50	45	55	50	50	_	60	60	60	55	70	60	60	. –
18,7,6	30	-	· -	-	-	-	30	30	35	-	_	-	-	-	35	35
OE Enable/Disable	30/25	_	-	-	-	1-	-	-	40/25	_	-	-	-	-	-	-
A Bypassing ALU (I = 2xx)	40	_	-	-	-	-	-	_	50		-	-	-	-	-	
Clock _ (Note 6)	60	60	60	50	60	55	60	30	65	65	65	55	75	70	75	35

Table 3. Maximum Setup and Hold Times (all in ns) - Note 1

er e		Commercial IDM (0°C to +70°C		Military IDM2901A JM, JM/883 (-55°C to +125°C, 5V ± 10%)			
From Input	Notes	Setup Time	Hold Time	Setup Time	Hold Time		
A, B Source	2, 3, 4, 5	60, t <sub>pw</sub> L + 20	0	75, t <sub>pw</sub> L + 25	0		
B Destination	2,4	t <sub>pw</sub> L + 15	0	t <sub>pw</sub> L + 15	0		
D (arithmetic mode)		40	0	50	0		
D (I = X37)	5	40	0	50	0		
Cn		35	0	40	0		
12,1,0	·	45	0	55	0		
15,4,3		45	0	55	0		
18,7,6	4	t <sub>pw</sub> L + 15	0	t <sub>pw</sub> L + 15	0		
RAM <sub>0,3</sub> /Q <sub>0,3</sub>		20	0	25	0		

Note 1: See figures 9 and 10.

Note 2: If the B address is used as a source operand, allow for the "A, B Source" setup time; if it is used only for the destination address, use the "B Destination" setup time.

Note 3: Where two numbers are shown, both must be met.

Note 4: " $t_{pw}L$ " is the clock low time.

Note 5: DVO is the fastest way to load the RAM from the D inputs. This function is obtained with I = X37.

Note 6: Using Q register as source operand in arithmetic mode. Clock is not normally in critical speed path when Q is not a source.

### Guaranteed Operating Conditions Over Temperature and Voltage for IDM2901A-1

When operated in a system, the timing requirements for the IDM2901A-1 are defined in tables 1, 2, and 3. Table 1 provides clock characteristics of the IDM2901A-1, table 2 gives the combinational delay times from input to output, and table 3 specifies setup and hold times. If used according to the specified delay and setup times, the device is guaranteed to function properly over the entire operating range. Table 3 defines the time prior to the end of the cycle (low-to-high transition of clock pulse) that each input must be stable to guarantee that the correct data is written into one of the internal registers.

Table 1. Cycle Time and Clock Characteristics

•	IDM2901A-1						
Time	JC, NC	JM, JM/883					
Read-Modify-Write Cycle (time from selection of A, B registers to end of cycle)	60 ns	75 ns					
Maximum Clock Frequency to Shift Q Register (50% duty cycle)	16 MHz	16 MHz					
Minimum Clock Low Time	30 ns	30 ns					
Minimum Clock High Time	30 ns	30 ns					
Minimum Clock Period	60 ns	75 ns					

Table 2. Maximum Combinational Propagation Delays (all in ns; C<sub>L</sub> < 50 pF)

		1DM:	2901A-1 J		nercial 0°C to +7	/0°C; 5V	±.5%)		Military IDM2901A-1 JM, JM/883 (-55°C to +125°C; 5V ± 10%)								
To Output					F=0		Shift O	utputs			C <sub>n+4</sub>		F=0 RL = 470	OVR	Shift Outputs		
From Input		F3	C <sub>n+4</sub>	G/P	470	OVR	RAM <sub>0</sub> RAM <sub>3</sub>	Q <sub>0</sub>	ľ	F <sub>3</sub>		G/P			RAM <sub>0</sub> RAM <sub>3</sub>	O <sub>0</sub>	
А, В	50	50	50	45	55	60	55		60	60	60	60	65	75	65	-	
D (arithmetic mode)	32	32	32	30	32	40	35		40	40	40	40	40	50	45	-	
D (I = X37)	32	32	-	-	32	-	35	-	40	40	-		40	-	45	_	
Cn	25	22	16	1	30	25	35		32	30	20	_	40	35	45	-	
12,1,0	40	35	35	30	40	45	45	-	50	45	45	40	50	55	55	-	
15,4,3	35	35	35	32	40	45	45.	-	45	45	45	40	50	55	55	-	
18,7,6	25	-	_	-	-	-	30	30	35	_	_	-	_	-	35	35	
OE Enable/Disable	20/20	_	-	-	-	-	-	-	25/25		-	-	_	-	-	-	
A Bypassing ALU (I = 2xx)	40	-	_	-	_	_	-	-	50	_	-	-		-	-	-	
Clock (Note 6)	50	45	45	40	50	55	55	30	60	55	55	50	60	65	65	35	

Table 3. Maximum Setup and Hold Times (all in ns) — Note 1

		Commercial IDM2 (0°C to +70°C		Military IDM2901A-1 JM, JM/883 (-55°C to +125°C, 5V ± 10%)			
From Input	Notes	Setup Time	Hold Time	Setup Time	Hold Time		
A, B Source	2, 3, 4, 5	60, t <sub>pw</sub> L + 20	0	75, t <sub>pw</sub> L + 25	0		
B Destination	2, 4	t <sub>pw</sub> L + 15	0	t <sub>pw</sub> L + 15	0		
D (arithmetic mode)		40	0	50	0		
D (I = X37)	5	40	0	50	0		
C <sub>n</sub>		35	0	40	0		
<sup>1</sup> 2,1,0		45	0	55	0		
15,4,3		45	0	55	0		
18,7,6	4	t <sub>pw</sub> L + 15	0	t <sub>pw</sub> L + 15	0		
RAM <sub>0,3</sub> /Q <sub>0,3</sub>		15/10	0	25/15	0		

Note 1: See figures 9 and 10.

Note 2: If the B address is used as a source operand, allow for the "A, B Source" setup time; if it is used only for the destination address, use the "B Destination" setup time.

Note 3: Where two numbers are shown, both must be met.

Note 4: "towL" is the clock low time.

Note 5: DVO is the fastest way to load the RAM from the D inputs. This function is obtained with I = X37.

Note 6: Using Q register as source operand in arithmetic mode. Clock is not normally in critical speed path when Q is not a source.

#### Guaranteed Operating Conditions Over Temperature and Voltage for IDM2901A-2

When operated in a system, the timing requirements for the IDM2901A-2 are defined in tables 1, 2, and 3. Table 1 provides clock characteristics of the IDM2901A-2, table 2 gives the combinational delay times from input to output, and table 3 specifies setup and hold times. If used according to the specified delay and setup times, the device is guaranteed to function properly over the entire operating range. Table 3 defines the time prior to the end of the cycle (low-to-high transition of clock pulse) that each input must be stable to guarantee that the correct data is written into one of the internal registers.

TABLE 1. Cycle Time and Clock Characteristics

	IDN	//2901A-2
Time	JC, NC	JM, JM/883
Read-Modify-Write Cycle (time from selection of A, B registers to end of cycle)	50 ns	65 ns
Maximum Clock Frequency to Shift Q Register (50% duty cycle)	20 MHz	16 MHz
Minimum Clock Low Time	25 ns	30 ns
Minimum Clock High Time	25 ns	30 ns
Minimum Clock Period	50 ns	65 ns

TABLE 2. Maximum Combinational Propagation Delays (all in ns; CL 50pF)

	Commercial 1DM2901A-2 JC, NC (0°C to +70°C; 5V ± 5%)									Military IDM2901A-2 JM, JM/883 (-55°C to +125°C; 5V ± 10%							
to Output					F=0		Shift O	utputs	٧	F3	C <sub>n+4</sub>	G/P	F=0 RL= 470		Shift Outputs		
from Input	٧	F3	C <sub>n+4</sub>	G/P	R <sub>L</sub> = 470	OVR	RAM <sub>0</sub> RAM <sub>3</sub>	σ <sub>0</sub>						OVR	RAM <sub>0</sub> RAM <sub>3</sub>	σ <sub>0</sub>	
A, B	44	44	44	35	44	45	40	-	55	50	50	45	55	55	50	_	
D (arithmetic mode)	28	28	28	25	31	34	30	_	37	37	37	34	40	40	37		
D (I = X37)	28	28	-	_	31	-	30		37	37	[ <b>-</b>	-	40		37	-	
Cn	25	22	16	-	25	25	25		30	25	19	-	33	30	30		
12.1.0	35	35	35	28	35	39	35	_	45	45	45	45	45	45	40	-	
15,4,3	35	35	35	32	35	35	35		45	40	40	40	45	45	40		
18,7,6	25	_	-	_		-	30	30.	30	_					35	35	
OE Enable/Disable	20/20	-	-	_	_	_	_	_	25/25		_	_					
A Bypassing ALU (I = 2xx)	35	_	-	_	- T	_	_		45	_	-	_	_	_	-	_	
Clock (Note 6)	40	40	40	40	40	45	45	28	50	45	45	40	55	50	50	30	

TABLE 3. Maximum Setup and Hold Times (all in ns) - Note 1

	Notes	Commercial IDM2901A-2 JC, NC (0°C to +70°C, 5V ± 5%)		Military IDM2901A-2 JM, JM/883 (-65°C to +125°C, 5V ± 10%)	
From Input		Setup Time	Hold Time	Setup Time	Hold Time
A, B Source	2, 3, 4, 5	50, t <sub>pw</sub> L + 20	0	60, t <sub>pw</sub> L + 20	0
B Destination	2, 4	t <sub>pw</sub> L + 15	0	t <sub>pw</sub> L + 15	0
D (arithmetic mode)		35	0	40	0
D (I = X37)	5	35	0	40	0
Cn		26	0	30	0
<sup>1</sup> 2, 1, 0		35	0	45	0
15,4,3		30	0	45	0
18, 7, 6	4	tpwL + 10	0	t <sub>pw</sub> L + 14	0
RAM <sub>0.3</sub> /Q <sub>0.3</sub>		12/10	0	15/15	0

Note 1: See figures 9 and 10.

Note 2: If the B address is used as a source operand, allow for the "A, B Source" setup time; if it is used only for the destination

address, use the "B Destination" setup time.

Note 3: Where two numbers are shown, both must be met.

Note 4: "tpwL" is the clock low time.

Note 5: DVO is the fastest way to load the RAM from the D inputs. This function is obtained with I = X37.

Note 6: Using Q register as source operand in arithmetic mode. Clock is not normally in critical speed path when Q is not a source.




Figure 11. Equivalent Input/Output Current Interface Conditions for IDM2901





Figure 12. Burn-In Circuit for IDM2901

# **Connection Diagram**



### **Ordering Information**

Package Type	Package Number	Temperature Range	Order Number
Molded DIP	N40A	0°C to +70°C	IDM2901ANC/IDM2901A-1NC/IDM2901A-2NC
Hermetic DIP	D40C	0°C to +70°C	IDM2901AJC/IDM2901A-1JC/IDM2901A-2JC
Hermetic DIP	D40C	-55°C to +125°C	IDM2901AJM/IDM2901A-1JM/IDM2901A-2JM
Hermetic DIP	D40C	-55°C to +125°C	IDM2901AJM/883/IDM2901A-1JM/883/IDM2901A-2JM/883