MikesArcade.com Coin-op Video Arcade Technical Information Archive
  Home  |  Repair Logs  |  Game Manuals  |  Monitor Manuals  |  Online Store  |  Links  |  Contact Us
Technical Info
  Repair Logs
  Pacman fixes
  Manuals & Schematics
  Monitor Manuals
  Nintendo Game List
  Nintendo Joysticks
  Nintendo Buttons
  Data I/O Promlink 6.10
Spies Wiretap Archives
  Coin-op Video Game List
  Game Conversions
  The Mixed Bag
  PCB Pinouts and DIPs
PDF Game Artwork
  Coin door inserts, etc.
  Instructions cards
  Operation Sheets
  Control Panel & Bezels
Jukebox
  Title Strip Creator
Tutorials
  Component markings...
  Crating a game
  Build your own cabinet
Board Upgrades
  Double Donkey Kong
Wanted
  Items I'm looking for
Miscellaneous
  Links
  Contact Us
Certifications
  Valid HTML 4.01!
 
----------------------------------------------------------------
|                                                              |
|                                                              |
|                            Intel                             |
|                                                              |
|             88888      000      22222     22222              |
|            8     8    0   0    2     2   2     2             |
|            8     8   0   0 0        2         2              |
|             88888    0  0  0     222       222               |
|            8     8   0 0   0    2         2                  |
|            8     8    0   0    2         2                   |
|             88888      000     2222222   2222222             |
|                                                              |
|                8022 Single-Chip MICROCOMPUTER                |
|                   Instruction Set Summary                    |
|                                                              |
|                                                              |
|                                                              |
|                                                              |
|                    _________    _________                    |
|                  _|         \__/         |_                  |
|        <--> P26 |_|1                   40|_| Vcc (+5V)       |
|                  _|                      |_                  |
|        <--> P27 |_|2                   39|_| P25 <-->        |
|                  _|                      |_                  |
|            AVss |_|3                   38|_| P24 <-->        |
|                  _|                      |_                  |
|           Varef |_|4                   37|_| PROG -->        |
|                  _|                      |_                  |
|         --> AN1 |_|5                   36|_| P23 <-->        |
|                  _|                      |_                  |
|         --> AN0 |_|6                   35|_| P22 <-->        |
|                  _|                      |_                  |
|            AVcc |_|7                   34|_| P21 <-->        |
|                  _|                      |_                  |
|          --> T0 |_|8                   33|_| P20 <-->        |
|                  _|                      |_                  |
|             Vth |_|9                   32|_| P17 <-->        |
|                  _|                      |_                  |
|        <--> P00 |_|10       8022       31|_| P16 <-->        |
|                  _|                      |_                  |
|        <--> P01 |_|11                  30|_| P15 <-->        |
|                  _|                      |_                  |
|        <--> P02 |_|12                  29|_| P14 <-->        |
|                  _|                      |_                  |
|        <--> P03 |_|13                  28|_| P13 <-->        |
|                  _|                      |_                  |
|        <--> P04 |_|14                  27|_| P12 <-->        |
|                  _|                      |_                  |
|        <--> P05 |_|15                  26|_| P11 <-->        |
|                  _|                      |_                  |
|        <--> P06 |_|16                  25|_| P10 <-->        |
|                  _|                      |_                  |
|        <--> P07 |_|17                  24|_| RESET <--       |
|                  _|                      |_                  |
|         <-- ALE |_|18                  23|_| X1 <--          |
|                  _|                      |_                  |
|          <-- T1 |_|19                  22|_| X2 <--          |
|                  _|                      |_                  |
|       (GND) Vss |_|20                  21|_| SUBSTRATE       |
|                   |______________________|                   |
|                                                              |
|                                                              |
|                                                              |
|                                                              |
|                                                              |
|                                                              |
|Written by     Jonathan Bowen                                 |
|               Programming Research Group                     |
|               Oxford University Computing Laboratory         |
|               8-11 Keble Road                                |
|               Oxford OX1 3QD                                 |
|               England                                        |
|                                                              |
|               Tel +44-865-273840                             |
|                                                              |
|Created        May 1983                                       |
|Updated        April 1985                                     |
|Issue          1.1                Copyright (C) J.P.Bowen 1985|
----------------------------------------------------------------
----------------------------------------------------------------
|Mnemonic  |Op|C|F|~|Description               |Notes          |
|----------+--+-+-+-+--------------------------+---------------|
|ADD  A,rr |68|*|A|1|Add register              |A=A+rr         |
|ADD  A,@r |60|*|B|1|Add memory                |A=A+[r]        |
|ADD  A,#n |03|*|C|2|Add immediate             |A=A+n          |
|ADDC A,rr |78|*|A|1|Add with Carry register   |A=A+rr+C       |
|ADDC A,@r |70|*|B|1|Add with Carry memory     |A=A+[r]+C      |
|ADDC A,#n |13|*|C|2|Add with Carry immediate  |A=A+n+C        |
|ANL  A,rr |58|-|A|1|AND Logical register      |A=A&rr         |
|ANL  A,@r |50|-|B|1|AND Logical memory        |A=A&[r]        |
|ANL  A,#n |53|-|C|2|AND Logical Immediate     |A=A&n          |
|ANLD ep,A |9C|-|E|2|AND Logical expander port |ep=ep&A        |
|CALL a    |14|-|F|2|Call subroutine           |[SP]+={PSW,PC},|
|CLR  A    |27|-|G|1|Clear accumulator         |A=0        PC=a|
|CLR  C    |97|0|G|1|Clear carry status        |C=0            |
|CPL  A    |37|-|G|1|Complement accumulator    |A=~A           |
|CPL  C    |A7|*|G|1|Complement carry status   |C=~C           |
|DA   A    |57|-|G|1|Decimal Adjust accumulator|A=BCD{A}       |
|DEC  A    |07|-|G|1|Decrement accumulator     |A=A-1          |
|DIS  I    |15|-|G|1|Disable external interrupt|               |
|DIS  TCNTI|35|-|G|1|Disable timer interrupt   |               |
|DJNZ rr,l |E8|-|H|2|Dec. and Jump if Non-Zero |rr=rr-1,if rr  |
|EN   I    |05|-|G|1|Enable external interrupt |               |
|EN   TCNTI|25|-|G|1|Enable timer interrupt    |               |
|IN   A,p  |08|-|I|2|Input from I/O port       |A=p            |
|INC  A    |17|-|G|1|Increment accumulator     |A=A+1          |
|INC  rr   |18|-|A|1|Increment register        |rr=rr+1        |
|INC  @r   |10|-|B|1|Increment memory          |[r]=[r]+1      |
|JC   l    |F6|-|K|2|Jump if Carry set         |If C=1         |
|JMP  a    |04|-|F|2|Unconditional Jump        |PC=a           |
|JMPP @A   |B3|-|G|2|Jump on accumulator       |PC=PC<8:11>+A  |
|JNC  l    |E6|-|K|2|Jump if Not Carry         |If C=0         |
|JNT0 l    |26|-|K|2|Jump if Not Test i/p #0   |If T0=0        |
|JNT1 l    |46|-|K|2|Jump if Not Test i/p #1   |If T1=0        |
|JNZ  l    |96|-|K|2|Jump if Not Zero          |If A<>0        |
|JTF  l    |16|-|K|2|Jump if Timer Flag set    |If TF=1, TF=0  |
|JT0  l    |36|-|K|2|Jump if Test i/p #0 set   |If T1=0        |
|JT1  l    |56|-|K|2|Jump if Test i/p #1 set   |If T1=1        |
|JZ   l    |C6|-|K|2|Jump if Zero              |If A=0         |
|MOV  A,#n |23|-|C|2|Move from immediate       |A=n            |
|MOV  A,rr |F8|-|A|1|Move from register        |A=rr           |
|MOV  A,@r |F0|-|B|1|Move from memory          |A=[r]          |
|MOV  A,T  |42|-|G|1|Move from timer           |A=T            |
|MOV  rr,A |A8|-|A|1|Move to register          |rr=A           |
|MOV  rr,#n|B8|-|L|2|Move immediate to register|rr=n           |
|MOV  @r,A |A0|-|B|1|Move to memory            |[r]=A          |
|MOV  @r,#n|B0|-|M|2|Move immediate to memory  |[r]=n          |
|MOV  T,A  |62|-|G|1|Move to timer             |T=A            |
|MOVD A,ep |0C|-|E|2|Move from expander port   |A=ep           |
|MOVP A,@A |A3|-|G|1|2 |Move from memory       |A=[PC<8:11>+A] |
|NOP       |00|-|G|1|No Operation              |               |
|ORL  A,rr |48|-|A|1|OR Logical register       |A=Avrr         |
|ORL  A,@r |40|-|B|1|OR Logical memory         |A=Av[r]        |
|ORL  A,#n |43|-|C|2|OR Logical immediate      |A=Avn          |
|ORLD ep,A |8C|-|E|2|OR Logical expander port  |ep=epvA        |
|OUTL p,A  |38|-|I|2|Output to I/O port        |p=A            |
|RAD       |80|-|G| |Read Analogue input       |A=A/D reg      |
|RET       |83|-|G|2|Return from subroutine    |PC=[SP]-       |
|RET  I    |93|*|G|2|Return from Interrupt     |{PC,PSW}=[SP]- |
|RL   A    |E7|-|G|1|Rotate Left               |A={A}<-        |
|RLC  A    |F7|*|G|1|Rotate Left thru Carry    |A={A,C}<-      |
|RR   A    |77|-|G|1|Rotate Right              |A=->{A}        |
|RRC  A    |67|*|G|1|Rotate Right thru Carry   |A=->{C,A}      |
|SEL  AN0  |85|-|N|1|Select Analogue input #0  |               |
|SEL  AN1  |95|-|N|1|Select Analogue input #1  |               |
|STOP TCNT |65|-|G|1|Stop timer/counter        |               |
|STRT CNT  |45|-|G|1|Start counter             |               |
|STRT T    |55|-|G|1|Start timer               |               |
|SWAP A    |47|-|G|1|Swap accumulator nibbles  |A<0:3><->A<4:7>|
|XCH  A,rr |28|-|A|1|Exchange register         |A<->rr         |
|XCH  A,@r |20|-|B|1|Exchange memory           |A<->[r]        |
|XCHD A,@r |30|-|B|1|Exchange lower nibbles    |A<0:3><->[r<:>]|
|XRL  A,rr |D8|-|A|1|Exclusive OR register     |A=Axrr         |
|XRL  A,@r |D0|-|B|1|Exclusive OR memory       |A=Ax[r]        |
|XRL  A,#n |D3|-|C|2|Exclusive OR immediate    |A=Axn          |
|----------+--+-+-+-+------------------------------------------|
|          |Op| | |~|Hex opcode/machine cycles                 |
|          |  |C|F| |Carry flag/opcode format                  |
----------------------------------------------------------------
----------------------------------------------------------------
|Mnemonic     |C|F| |Description                               |
|-------------+-+-+-+------------------------------------------|
|             |C| | |Carry flag                                |
|             |-| | |Carry unaffected                          |
|             |*| | |Carry affected                            |
|             |0| | |Carry reset                               |
|---------------+-+-+------------------------------------------|
| -----nnn      |A| |nnn = R0/R1/R2/R3/R4/R5/R6/R7 (3 bits)    |
| -------r      |B| |r   = R0/R1 (1 bit)                       |
| -------- MM   |C| |MM  = 8 bits of immediate data            |
| ------pp MM   |D| |pp  = P0/P1/P2/? (2 bits)                 |
| ------ee      |E| |ee  = P4/P5/P6/P7 (2 bits)                |
| xxx----- XX   |F| |xxx = high-order 3 bits of memory address |
| --------      |G| |XX  = low-order 8 bits of memory address  |
| -----nnn XX   |H| |nnn = as above                            |
| ------qq      |I| |qq  = as pp above                         |
| bbb----- XX   |J| |bbb = 3-bit bit number of accumulator     |
| -------- XX   |K| |XX  = as above                            |
| -----nnn MM   |L| |nnn = as above                            |
| -------r MM   |M| |r   = as above                            |
|-------------------+------------------------------------------|
| A                 |Accumulator (8-bit)                       |
| AN0               |Analogue Input #0                         |
| AN1               |Analogue Input #1                         |
| C                 |Carry flag (1-bit)                        |
| CNT               |Event Counter                             |
| I                 |Interrupt                                 |
| IBF               |Input Buffer Full flag (1-bit)            |
| OBF               |Output Buffer Full flag (1-bit)           |
| P0                |I/O Port #0 (8-bit)                       |
| P1                |I/O Port #1 (8-bit)                       |
| P2                |I/O Port #2 (8-bit)                       |
| PC                |Program Counter register (12-bit)         |
| PSW               |Processor Status Word (8-bit)             |
| Rn                |Registers (8-bit, n=0-7)                  |
| Rn'               |Alternative Registers (8-bit, n=0-7)      |
| SP                |Stack Pointer (3-bit)                     |
| T                 |Timer                                     |
| TCNT              |Timer/counter                             |
| T0                |Test input #0                             |
| T1                |Test input #1                             |
|-------------------+------------------------------------------|
| a                 |11-bit address quantity (0 to 2047)       |
| ep                |8243 expander port P4, P5, P6 or P7       |
| l                 |Low-order 8 bits of a memory address      |
| n                 |8-bit data quantity (0 to 255)            |
| p                 |I/O port P0, P1 or P2                     |
| r                 |Register R0 or R1                         |
| rr                |Register R0, R1, R2, R3, R4, R5, R6 or R7 |
|-------------------+------------------------------------------|
| +                 |Arithmetic addition                       |
| -                 |Arithmetic subtraction                    |
| &                 |Logical AND                               |
| ~                 |Logical NOT                               |
| v                 |Logical inclusive OR                      |
| x                 |Logical exclusive OR                      |
| <-                |Rotate left                               |
| ->                |Rotate right                              |
| <->               |Exchange                                  |
| < >               |Bit number                                |
| < : >             |Bit range                                 |
| [ ]               |Indirect addressing                       |
| [ ]+              |Indirect addressing auto-increment        |
| -[ ]              |Auto-decrement indirect addressing        |
| { }               |Combination of operands                   |
|-------------------+------------------------------------------|
| 00H to 07H        |General purpose registers R0-R7 (8-bit)   |
| 08H to 17H        |Stack area S0-S7 (16-bit)                 |
| 18H to 1FH        |Alternative registers R0'-R7' (8-bit)     |
| 20H to 3FH        |General scratchpad memory area            |
|--------------------------------------------------------------|
|                                                              |
|                                                              |
|                                                              |
|                                                              |
|                                                              |
|                                                              |
|                                                              |
----------------------------------------------------------------

 


Home  |  Online Store  |  Repair Logs  |  Manuals and Schematics  |  Monitor Manuals  |  Component Markings  |  Links

All Content Copyright © 2000-2017 by MikesArcade.com